

มหาวิทยาลัยสงขลานครินทร์  
คณะวิศวกรรมศาสตร์



---

สอบกลางภาค: ภาคการศึกษาที่ 1

ปีการศึกษา: 2545

วันที่สอบ: 30 กรกฎาคม 2545

เวลาสอบ: 13.30-16.30 น.

รหัสวิชา: 240-235

ห้องสอบ:

ชื่อวิชา: MICROPROCESSOR ARCHITECTURE AND SYSTEM DESIGN

---

อ่านรายละเอียดของข้อสอบ และคำแนะนำให้เข้าใจก่อนเริ่มทำข้อสอบ

เวลา: 3 ชั่วโมง (180 นาที)

รายละเอียดของข้อสอบ: ข้อสอบมีทั้งหมด 20 หน้า

- เป็นกระดาษคำถามจำนวน 11 หน้า
- เป็น Datasheet จำนวน 9 หน้า

อนุญาต: เครื่องเขียนต่างๆ เช่น ปากกา หรือดินสอ

ไม่อนุญาต: หนังสือและสมุดโน้ตใดๆ เข้าห้องสอบ

คำสั่ง:

- ให้ทำทุกข้อ
- คำตอบทั้งหมดจะต้องเขียนลงในข้อสอบ
- เขียนชื่อและรหัสให้ชัดเจนในข้อสอบทุกแผ่น
- คำตอบส่วนใดอ่านไม่ออก จะถือว่าคำตอบนั้นผิด
- อ่านคำสั่งเพิ่มเติมในแต่ละข้อให้ชัดเจน

1. จงอธิบายความหมายของคำต่างๆ ต่อไปนี้ (10 คะแนน)

- Register.....  
.....

- Double Precision Arithmetic.....  
.....

- Program.....  
.....

- Program Monitor.....  
.....

- Interrupt.....  
.....

- Interrupt Vector.....  
.....

- Daisy Chain.....  
.....

- DMA.....  
.....

- PIO.....  
.....

- Machine Cycle.....  
.....

- ALU.....  
.....

- Opcode.....  
.....

- Operand.....  
.....

- Stack.....  
.....

- Assembler.....  
.....

- Subroutine.....  
.....

- Mnemonic.....  
.....












7. จากโปรแกรมดังกล่าว จงหาว่าหลังจากการทำงานของแต่ละคำสั่งเสร็จสิ้นแล้ว ค่ารีจิสเตอร์อะไรเปลี่ยนแปลงบ้าง และจงหาค่าหลังจากการเปลี่ยนแปลงของแต่ละรีจิสเตอร์ (20 คะแนน)



ก่อนรันโปรแกรม		100Ah	C5h	โปรแกรม	หลังรันโปรแกรม		100Ah		
Flag Register		1009h	E8h		LD HL,1001H	A		1009h	
A	75h	1008h	04h		LD A,(1009H)	Flag Register		1008h	
B	A8h	1007h	07h		ADD A, B	B		1007h	
C	C7h	1006h	03h		LD (HL),A	C		1006h	
D	10h	1005h	A4h			D		1005h	
E	09h	1004h	A3h			E		1004h	
H	10h	1003h	CDh			H		1003h	
L	05h	1002h	71h			L		1002h	
		1001h	29h					1001h	
		1000h	0Ah				1000h		

ก่อนรันโปรแกรม		100Ah	C5h	โปรแกรม	หลังรันโปรแกรม		100Ah		
Flag Register		1009h	E8h		LD HL,1001H	A		1009h	
A	75h	1008h	04h		LD DE,1006H	Flag Register		1008h	
B	A8h	1007h	07h		LD BC,0004H	B		1007h	
C	C7h	1006h	03h		LDIR	C		1006h	
D	10h	1005h	A4h			D		1005h	
E	09h	1004h	A3h			E		1004h	
H	10h	1003h	CDh			H		1003h	
L	05h	1002h	71h			L		1002h	
		1001h	29h					1001h	
		1000h	0Ah				1000h		



ก่อนรันโปรแกรม		100Ah	C5h	โปรแกรม	หลังรันโปรแกรม		100Ah		
Flag Register		1009h	E8h		CP B	Flag Register		1009h	
A	75h	1008h	04h		JR C,PP1	A		1008h	
B	A8h	1007h	07h		XOR A	B		1007h	
C	C7h	1006h	03h		PP1: LD C,A	C		1006h	
D	10h	1005h	A4h		SRA L	D		1005h	
E	09h	1004h	A3h			E		1004h	
H	10h	1003h	CDh			H		1003h	
L	05h	1002h	71h			L		1002h	
		1001h	29h					1001h	
		1000h	0Ah				1000h		

ก่อนรันโปรแกรม		100Ah	C5h	โปรแกรม	หลังรันโปรแกรม		100Ah		
Flag Register		1009h	E8h		LD SP,1002H	Flag Register		1009h	
A	75h	1008h	04h		PUSH DE	A		1008h	
B	A8h	1007h	07h		LD SP,HL	B		1007h	
C	C7h	1006h	03h		POP AF	C		1006h	
D	10h	1005h	A4h			D		1005h	
E	09h	1004h	A3h			E		1004h	
H	10h	1003h	CDh			H		1003h	
L	05h	1002h	71h			L		1002h	
		1001h	29h					1001h	
		1000h	0Ah				1000h		

ก่อนรันโปรแกรม		100Ah	C5h	โปรแกรม	หลังรันโปรแกรม		100Ah		
Flag Register		1009h	E8h		EX DE,HL	Flag Register		1009h	
A	75h	1008h	04h		LDD	A		1008h	
B	A8h	1007h	07h		ADC A,C	B		1007h	
C	C7h	1006h	03h		DAA	C		1006h	
D	10h	1005h	A4h			D		1005h	
E	09h	1004h	A3h			E		1004h	
H	10h	1003h	CDh			H		1003h	
L	05h	1002h	71h			L		1002h	
		1001h	29h					1001h	
		1000h	0Ah				1000h		





## ASCII table

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NUL	SOH	STX	ETX	EOT	ENQ	ACK	BEL	BS	HT	LF	VT	FF	CR	SO	SI
1	DLE	DC1	DC2	DC3	DC4	NAK	SYN	ETB	CAN	EM	SUB	ESC	FS	GS	RS	US
2	SPC	!	"	#	\$	%	&	'	(	)	*	+	,	-	.	/
3	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
4	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
5	P	Q	R	S	T	U	V	W	X	Y	Z	[	\	]	^	_
6	`	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
7	p	q	r	s	t	u	v	w	x	y	z	{		}	~	DEL

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T Cycles	Comments	
		C	Z	P/V	S	N	H	76	543	210					
LD r,r'	r ← r'	●	●	●	●	●	●	01	r	r'	1	1	4	r, r'	Reg. B C D E H L A
LD r,n	r ← n	●	●	●	●	●	●	00	r	110	2	2	7	000	
LD r,(HL)	r ← (HL)	●	●	●	●	●	●	01	r	110	1	2	7	010	
LD r,(IX+d)	r ← (IX+d)	●	●	●	●	●	●	11	011	101	3	5	19	011	
LD r,(IY+d)	r ← (IY+d)	●	●	●	●	●	●	01	r	110	3	5	19	100	
LD (HL),r	(HL) ← r	●	●	●	●	●	●	01	110	r	1	2	7	101	
LD (IX+d),r	(IX+d) ← r	●	●	●	●	●	●	11	011	101	3	5	19	101	
LD (IY+d),r	(IY+d) ← r	●	●	●	●	●	●	01	110	r	3	5	19	111	
LD (HL),n	(HL) ← n	●	●	●	●	●	●	00	110	110	2	3	10		
LD (IX+d),n	(IX+d) ← n	●	●	●	●	●	●	11	011	101	4	5	19		
LD (IY+d),n	(IY+d) ← n	●	●	●	●	●	●	00	110	110	4	5	19		
LD A,(BC)	A ← (BC)	●	●	●	●	●	●	00	001	010	1	2	7		
LD A,(DE)	A ← (DE)	●	●	●	●	●	●	00	011	010	1	2	7		
LD A,(nn)	A ← (nn)	●	●	●	●	●	●	00	111	010	3	4	13		
LD (BC),A	(BC) ← A	●	●	●	●	●	●	00	000	010	1	2	7		
LD (DE),A	(DE) ← A	●	●	●	●	●	●	00	010	010	1	2	7		
LD (nn),A	(nn) ← A	●	●	●	●	●	●	00	110	010	3	4	13		
LD, A,I	A ← I	●	↓	IFF	↓	0	0	11	101	101	2	2	9		
LD A,R	A ← R	●	↓	IFF	↓	0	0	01	010	111	2	2	9		
LD, I,A	I ← A	●	●	●	●	●	●	11	101	101	2	2	9		
LD R,A	R ← A	●	●	●	●	●	●	01	000	111	2	2	9		

Notes:  
 r, r' means any of the registers A, B, C, D, E, H, L  
 IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.  
 Flag Notations:  
 ● = Reg not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
 ↓ = flag is affected according to the result of the operation.

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments		
		C	Z	P/V	S	N	H	76	543	210						
RETl	Return from interrupt	●	●	●	●	●	●	11	101	101	2	4	14	zc	Condition	
RETn	Return from nonmaskable interrupt	●	●	●	●	●	●	01	001	101	2	4	14	000		NZ
RST p	[SP-1] ← PC <sub>H</sub> [SP-2] ← PC <sub>L</sub> PC <sub>H</sub> ← 0 PC <sub>L</sub> ← P	●	●	●	●	●	●	11	101	101	2	4	14	001		Z
		●	●	●	●	●	●	01	000	101	2	4	14	010		NC
		●	●	●	●	●	●	01	011	111	1	3	11	011	C	
		●	●	●	●	●	●	100			1	3	11	100	PO	
		●	●	●	●	●	●	101			1	3	11	101	PE	
		●	●	●	●	●	●	110			1	3	11	110	P	
		●	●	●	●	●	●	111			1	3	11	111	M	
														i	P	
														000	00H	
														001	08H	
														010	10H	
														011	18H	
														100	20H	
														101	28H	
														110	30H	
														111	38H	

Notes:  
 s represents the extension in the relative addressing mode.  
 s is a signed two's complement number in the range <-126, 126>  
 s-2 in the op-code provides an effective address of pc + s as PC is incremented by 2 prior to the addition of s.  
 Flag Notations:  
 ● = Reg not affected, 0 = flag reset, 1 = flag set, X = Reg is unknown.

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
LD dd,nn	dd ← nn	•	•	•	•	•	•	00	dd0	001	3	3	10	dd Pair 00 BC 01 DE 10 HL 11 SP
LD IX,nn	IX ← nn	•	•	•	•	•	•	11	011	101	4	4	14	
LD IY,nn	IY ← nn	•	•	•	•	•	•	11	111	101	4	4	14	
LD HL,(nn)	H ← (nn + 1) L ← (nn)	•	•	•	•	•	•	00	101	010	3	5	16	
LD, dd,(nn)	dd <sub>H</sub> ← (nn + 1) dd <sub>L</sub> ← (nn)	•	•	•	•	•	•	11	101	101	4	6	20	
LD IX,(nn)	IX <sub>H</sub> ← (nn + 1) IX <sub>L</sub> ← (nn)	•	•	•	•	•	•	11	011	101	4	6	20	
LD IY,(nn)	IY <sub>H</sub> ← (nn + 1) IY <sub>L</sub> ← (nn)	•	•	•	•	•	•	11	111	101	4	6	20	
LD (nn),HL	(nn + 1) ← H (nn) ← L	•	•	•	•	•	•	00	100	010	3	5	16	
LD (nn),dd	(nn + 1) ← dd <sub>H</sub> (nn) ← dd <sub>L</sub>	•	•	•	•	•	•	11	101	101	4	6	20	
LD (nn),IX	(nn + 1) ← IX <sub>H</sub> (nn) ← IX <sub>L</sub>	•	•	•	•	•	•	11	011	101	4	6	20	
LD (nn),IY	(nn + 1) ← IY <sub>H</sub> (nn) ← IY <sub>L</sub>	•	•	•	•	•	•	11	111	101	4	6	20	
LD SP,HL	SP ← HL	•	•	•	•	•	•	11	111	001	1	1	6	
LD SP,IX	SP ← IX	•	•	•	•	•	•	11	011	101	2	2	10	
LD SP,IY	SP ← IY	•	•	•	•	•	•	11	111	101	2	2	10	
PUSH qq	(SP - 2) ← qq <sub>L</sub> (SP - 1) ← qq <sub>H</sub>	•	•	•	•	•	•	11	qq0	101	1	3	11	qq Pair 00 BC 01 DE 10 HL 11 AF
PUSH IX	(SP - 2) ← IX <sub>L</sub> (SP - 1) ← IX <sub>H</sub>	•	•	•	•	•	•	11	011	101	2	4	15	
PUSH IY	(SP - 2) ← IY <sub>L</sub> (SP - 1) ← IY <sub>H</sub>	•	•	•	•	•	•	11	111	101	2	4	15	
POP qq	qq <sub>H</sub> ← (SP + 1) qq <sub>L</sub> ← (SP)	•	•	•	•	•	•	11	qq0	001	1	3	10	
POP IX	IX <sub>H</sub> ← (SP + 1) IX <sub>L</sub> ← (SP)	•	•	•	•	•	•	11	011	101	2	4	14	
POP IY	IY <sub>H</sub> ← (SP + 1) IY <sub>L</sub> ← (SP)	•	•	•	•	•	•	11	111	101	2	4	14	

Notes:  
dd is any of the register pairs BC, DE, HL, SP  
qq is any of the register pairs AF, BC, DE, HL

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
EX DE,HL	DE ↔ HL	●	●	●	●	●	●	11	101	011	1	1	4	Register bank and auxiliary register bank exchange
EX AF,AF'	AF ↔ AF'	●	●	●	●	●	●	00	001	000	1	1	4	
EXX	BC ↔ BC' DE ↔ DE' HL ↔ HL'	●	●	●	●	●	●	11	011	001	1	1	4	
EX (SP),HL	H ↔ (SP + 1) L ↔ (SP)	●	●	●	●	●	●	11	100	011	1	5	19	
EX (SP),IX	IX <sub>H</sub> ↔ (SP + 1) IX <sub>L</sub> ↔ (SP)	●	●	●	●	●	●	11	011	101	2	6	23	
EX (SP),IY	IY <sub>H</sub> ↔ (SP + 1) IY <sub>L</sub> ↔ (SP)	●	●	●	●	●	●	11	111	101	2	6	23	
LDI	(DE) ← (HL)	●	●	⬇	●	0	0	11	101	101	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
	DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	●	●	⬆	●	0	0	10	100	000	2	4	16	
LDIR	(DE) ← (HL)	●	●	0	●	0	0	11	101	101	2	5	21	If BC ≠ 0 If BC = 0
	DE ← DE + 1 HL ← HL + 1 BC ← BC - 1 Repeat until BC = 0	●	●	0	●	0	0	10	110	000	2	4	16	
LDD	(DE) ← (HL)	●	●	⬆	●	0	0	11	101	101	2	4	16	
	DE ← DE - 1 HL ← HL - 1 BC ← BC - 1	●	●	⬇	●	0	0	10	101	000	2	4	16	
LDDR	(DE) ← (HL)	●	●	0	●	0	0	11	101	101	2	5	21	If BC ≠ 0 If BC = 0
	DE ← DE - 1 HL ← HL - 1 BC ← BC - 1 Repeat until BC = 0	●	●	0	●	0	0	10	111	000	2	4	16	
CPI	A - (HL)	●	⊕	⊕	⬆	1	⬆	11	101	101	2	4	16	
	HL ← HL + 1 BC ← BC - 1	●	⊕	⊕	⬆	1	⬆	10	100	001	2	4	16	
CPIR	A - (HL)	●	⊕	⊕	⬆	1	⬆	11	101	101	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)
	HL ← HL + 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	●	⊕	⊕	⬆	1	⬆	10	110	001	2	4	16	
CPD	A - (HL)	●	⊕	⊕	⬆	1	⬆	11	101	101	2	4	16	
	HL ← HL - 1 BC ← BC - 1	●	⊕	⊕	⬆	1	⬆	10	101	001	2	4	16	
CPDR	A - (HL)	●	⊕	⊕	⬆	1	⬆	11	101	101	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)
	HL ← HL - 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	●	⊕	⊕	⬆	1	⬆	10	111	001	2	4	16	

Notes:  
 ⊕ P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1  
 ⊕ Z flag is 1 if A = (HL), otherwise Z = 0.

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
ADD r	$A \leftarrow A + r$	↓	↓	V	↓	0	↓	10	000	r	1	1	4	r Reg.
ADD n	$A \leftarrow A + n$	↓	↓	V	↓	0	↓	11	000	110	2	2	7	000 001 010 011 100 101 111
ADD (HL)	$A \leftarrow A + (HL)$	↓	↓	V	↓	0	↓	←	n	→	1	2	7	
ADD (IX+d)	$A \leftarrow A + (IX + d)$	↓	↓	V	↓	0	↓	10	000	110	3	5	19	
ADD (IY+d)	$A \leftarrow A + (IY + d)$	↓	↓	V	↓	0	↓	10	000	110	3	5	19	
ADC s	$A \leftarrow A + s + CY$	↓	↓	V	↓	0	↓	←	d	→				
SUB s	$A \leftarrow A - s$	↓	↓	V	↓	1	↓	00	001					s is any of r, n, (HL), (IX + d) (IY + d) as shown for ADD instruction. The indicated bits replace the 000 in the ADD set above.
SBC s	$A \leftarrow A - s - CY$	↓	↓	V	↓	1	↓	01	010					
AND s	$A \leftarrow A \wedge s$	0	↓	P	↓	0	↓	10	100					
OR s	$A \leftarrow A \vee s$	0	↓	P	↓	0	↓	11	110					
XOR s	$A \leftarrow A \oplus s$	0	↓	P	↓	0	↓	10	101					
CP s	$A - s$	↓	↓	V	↓	1	↓	11	111					
INC r	$r \leftarrow r + 1$	●	↓	V	↓	0	↓	00	r	100	1	1	4	
INC (HL)	$(HL) \leftarrow (HL) + 1$	●	↓	V	↓	0	↓	00	110	100	1	3	11	
INC (IX+d)	$(IX + d) \leftarrow (IX + d) + 1$	●	↓	V	↓	0	↓	11	011	101	3	6	23	
INC (IY+d)	$(IY + d) \leftarrow (IY + d) + 1$	●	↓	V	↓	0	↓	00	110	100	3	6	23	
DEC d	$d \leftarrow d - 1$	●	↓	V	↓	1	↓	←	d	→				d is any of r, (HL), (IX + d), (IY + d) as shown for INC. Same format and states as INC. Replace 100 with 101 in OP code.

Notes:  
The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V=1 means overflow, V=0 means not overflow, P=1 means parity of the result is even, P=0 means parity of the result is odd.

Flag Notation:  
● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
↓ = flag is affected according to the result of the operation.

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
DAA	Converts acc. content into packed bcd following add or subtract with packed bcd operands	↓	↓	P	↓	●	↓	00	100	111	1	1	4	Decimal adjust accumulator
CPL	$A \leftarrow \bar{A}$	●	●	●	●	1	1	00	101	111	1	1	4	Complement accumulator (one's complement)
NEG	$A \leftarrow 0 - A$	↓	↓	V	↓	1	↓	11	101	101	2	2	8	Negate acc. (two's complement)
CCF	$CY \leftarrow \bar{CY}$	↓	●	●	●	0	X	00	111	111	1	1	4	Complement carry flag
SCF	$CY \leftarrow 1$	1	●	●	●	0	0	00	110	111	1	1	4	Set carry flag
NOP	No operation	●	●	●	●	●	●	00	000	000	1	1	4	
HALT	CPU halted	●	●	●	●	●	●	01	110	110	1	1	4	
DI	$IFF \leftarrow 0$	●	●	●	●	●	●	11	110	011	1	1	4	
EI	$IFF \leftarrow 1$	●	●	●	●	●	●	11	111	011	1	1	4	
IM 0	Set interrupt mode 0	●	●	●	●	●	●	11	101	101	2	2	8	
IM 1	Set interrupt mode 1	●	●	●	●	●	●	01	000	110	2	2	8	
IM 2	Set interrupt mode 2	●	●	●	●	●	●	11	101	101	2	2	8	

Notes:  
IFF indicates the Interrupt enable flip-flop.  
CY indicates the carry flip-flop.

Flag Notation:  
● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
↓ = flag is affected according to the result of the operation.



Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments	
		C	Z	P/V	S	N	H	76	543	210					
ADD HL,ss	HL ← HL + ss	↓	●	●	●	0	X	00	ss1	001	1	3	11	ss 00	Reg. BC
ADC HL,ss	HL ← HL + ss + CY	↓	↓	V	↓	0	X	11	101	101	2	4	15	01 10 11	DE HL SP
SBC HL,ss	HL ← HL - ss - CY	↓	↓	V	↓	1	X	11	101	101	2	4	15	01 ss0 010	
ADD IX,pp	IX ← IX + pp	↓	●	●	●	0	X	11	011	101	2	4	15	pp 00 01 10 11	Reg. BC DE IX SP
ADD IY,rr	IY ← IY + rr	↓	●	●	●	0	X	11	111	101	2	4	15	rr 00 01 10 11	Reg. BC DE IY SP
INC ss	ss ← ss + 1	●	●	●	●	●	●	00	ss0	011	1	1	6		
INC IX	IX ← IX + 1	●	●	●	●	●	●	11	011	101	2	2	10		
INC IY	IY ← IY + 1	●	●	●	●	●	●	00	100	011	2	2	10		
DEC ss	ss ← ss - 1	●	●	●	●	●	●	00	ss1	011	1	1	6		
DEC IX	IX ← IX - 1	●	●	●	●	●	●	11	011	101	2	2	10		
DEC IY	IY ← IY - 1	●	●	●	●	●	●	00	101	011	2	2	10		

Notes:  
 ss is any of the register pairs BC, DE, HL, SP  
 pp is any of the register pairs BC, DE, IX, SP  
 rr is any of the register pairs BC, DE, IY, SP

Flag Notation:  
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
 ↓ = flag is affected according to the result of the operation.

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments	
		C	Z	P/V	S	N	H	76	543	210					
BIT b,r	Z ← r <sub>b</sub>	●	↓	X	X	0	1	11	001	011	2	2	8	r	Reg.
BIT b,(HL)	Z ← (HL) <sub>b</sub>	●	↓	X	X	0	1	01	b	r	2	3	12	000 001 010 011 100 101 111	B C D E H L A
BIT b,(IX+d)	Z ← (IX+d) <sub>b</sub>	●	↓	X	X	0	1	11	011	101	4	5	20		
BIT b,(IY+d)	Z ← (IY+d) <sub>b</sub>	●	↓	X	X	0	1	11	111	101	4	5	20	b	Bit Tested
SET b,r	r <sub>b</sub> ← 1	●	●	●	●	●	●	11	001	011	2	2	8		
SET b,(HL)	(HL) <sub>b</sub> ← 1	●	●	●	●	●	●	11	001	011	2	4	15		
SET b,(IX+d)	(IX+d) <sub>b</sub> ← 1	●	●	●	●	●	●	11	011	101	4	6	23		
SET b,(IY+d)	(IY+d) <sub>b</sub> ← 1	●	●	●	●	●	●	11	111	101	4	6	23		
RES b,s	s <sub>b</sub> ← 0 s = r,(HL), (IX+d), (IY+d)	●	●	●	●	●	●	11	b	110					

Notes:  
 The notation s<sub>b</sub> indicates bit b (0 to 7) or location s.

Flag Notation:  
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
 ↓ = flag is affected according to the result of the operation.

To form new OP-code  
 replace 11 of SET  
 b,s with 10. Flags  
 and time states for  
 SET instruction

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
RLCA		↓	●	●	●	0	0	00	000	111	1	1	4	Rotate left circular accumulator
RLA		↓	●	●	●	0	0	00	010	111	1	1	4	Rotate left accumulator
RRCA		↓	●	●	●	0	0	00	001	111	1	1	4	Rotate right circular accumulator
RRA		↓	●	●	●	0	0	00	011	111	1	1	4	Rotate right accumulator
RLC r		↓	↓	P	↓	0	0	11	001	011	2	2	8	Rotate left circular register r
RLC (HL)		↓	↓	P	↓	0	0	00	000	r	011	2	4	15
RLC (IX+d)		↓	↓	P	↓	0	0	00	000	110	4	6	23	000 B 001 C 010 D 011 E 100 H 101 L 111 A
RLC (IY+d)		↓	↓	P	↓	0	0	11	111	101	4	6	23	Instruction format and states are as shown for RLCs. To form new
RL s		↓	↓	P	↓	0	0	00	000	110				OP-code replace 000 of RLCs with shown code
RRC s		↓	↓	P	↓	0	0		001					
RR s		↓	↓	P	↓	0	0		011					
SLA s		↓	↓	P	↓	0	0		100					
SRA s		↓	↓	P	↓	0	0		101					
SRL s		↓	↓	P	↓	0	0		111					
RLD		●	↓	P	↓	0	0	11	101	101	2	5	18	Rotate digit left and right between the accumulator and location (HL). The content of the upper half of the accumulator is unaffected
RRD		●	↓	P	↓	0	0	11	101	101	2	5	18	

Flag Notation:  
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
 ↓ = flag is affected according to the result of the operation.

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments	
		C	Z	P/V	S	N	H	76	543	210				cc	Condition
JP nn	PC ← nn	●	●	●	●	●	●	11	000	011	3	3	10		
JP cc,nn	If condition cc is true PC ← nn, otherwise continue	●	●	●	●	●	●	11	cc	010	3	3	10	cc	Condition
								←	n	→					
								←	n	→					
JR e	PC ← PC + e	●	●	●	●	●	●	00	011	000	2	3	12		
JR C,e	If C = 0, continue If C = 1, PC ← PC + e	●	●	●	●	●	●	00	111	000	2	2	7	If condition not met	
								←	e-2	→				If condition is met	
JR NC,e	If C = 1, continue If C = 0, PC ← PC + e	●	●	●	●	●	●	00	110	000	2	2	7	If condition not met	
								←	e-2	→				If condition is met	
JR Z,e	If Z = 0, continue If Z = 1, PC ← PC + e	●	●	●	●	●	●	00	101	000	2	2	7	If condition not met	
								←	e-2	→				If condition is met	
JR NZ,e	If Z = 1, continue If Z = 0, PC ← PC + e	●	●	●	●	●	●	00	100	000	2	2	7	If condition not met	
								←	e-2	→				If condition met	
JP (HL)	PC ← HL	●	●	●	●	●	●	11	101	001	1	1	4		
JP (IX)	PC ← IX	●	●	●	●	●	●	11	011	101	2	2	8		
JP (IY)	PC ← IY	●	●	●	●	●	●	11	101	001	2	2	8		
								11	111	101					
DJNZ, e	B ← B-1 If B = 0, continue If B ≠ 0, PC ← PC + e	●	●	●	●	●	●	00	010	000	2	2	8	If B = 0	
								←	e-2	→				If B ≠ 0	
CALL nn	(SP-1) ← PC <sub>H</sub> (SP-2) ← PC <sub>L</sub> PC ← nn	●	●	●	●	●	●	11	001	101	3	5	17		
								←	n	→					
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	●	●	●	●	●	●	11	cc	100	3	3	10	If cc is false	
								←	n	→				If cc is true	
RET	PC <sub>L</sub> ← (SP) PC <sub>H</sub> ← (SP + 1)	●	●	●	●	●	●	11	001	001	1	3	10		
RET cc	If condition cc is false continue, otherwise same as RET	●	●	●	●	●	●	11	cc	000	1	1	5	If cc is false	
											1	3	11	If cc is true	
														cc	Condition
														000	NZ nonzero
														001	Z zero
														010	NC noncarry
														011	C carry
														100	PO parity odd
														101	PE parity even
														110	P sign positive
														111	M sign negative

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
IN A,(n)	A ← (n)	●	●	●	●	●	●	11	011	011	2	3	11	n to A <sub>7</sub> -A <sub>0</sub> ACC to A <sub>15</sub> -A <sub>8</sub>
IN r,(C)	r ← (C) if r = 110 only the flags will be effected	●	⬇	P	⬇	0	⬇	11	101	101	2	3	11	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
INI	(HL) ← (C)	●	⬇					11	101	101	2	4	16	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
	B ← B - 1 HL ← HL + 1			X	X	1	X	10	100	010				
INIR	(HL) ← (C)	●	1					11	101	101	2	5 (if B ≠ 0) 4 (if B = 0)	21	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
	B ← B - 1 HL ← HL + 1			X	X	1	X	10	110	010				
	Repeat until B = 0													
IND	(HL) ← (C)	●	⬇					11	101	101	2	4	16	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
	B ← B - 1 HL ← HL - 1			X	X	1	X	10	101	010				
INDR	(HL) ← (C)	●	1					11	101	101	2	5 (if B ≠ 0) 4 (if B = 0)	21	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
	B ← B - 1 HL ← HL - 1			X	X	1	X	10	111	010				
	Repeat until B = 0													
OUT (n),A	(n) ← A	●	●	●	●	●	●	11	010	011	2	3	11	n to A <sub>7</sub> -A <sub>0</sub> ACC to A <sub>15</sub> -A <sub>8</sub>
OUT (C),r	(C) ← r	●	●	●	●	●	●	11	101	101	2	3	12	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
OUTI	(C) ← (HL)	●	⬇					11	101	101	2	4	16	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
	B ← B - 1 HL ← HL + 1			X	X	1	X	10	100	011				
OTIR	(C) ← (HL)	●	1					11	101	101	2	5 (if B ≠ 0) 4 (if B = 0)	21	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
	B ← B - 1 HL ← HL + 1			X	X	1	X	10	110	011				
	Repeat until B = 0													
OUTD	(C) ← (HL)	●	⬇					11	101	101	2	4	16	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
	B ← B - 1 HL ← HL - 1			X	X	1	X	10	101	011				
OTDR	(C) ← (HL)	●	1					11	101	101	2	5 (if B ≠ 0) 4 (if B = 0)	21	C to A <sub>7</sub> -A <sub>0</sub> B to A <sub>15</sub> -A <sub>8</sub>
	B ← B - 1 HL ← HL - 1			X	X	1	X	10	111	011				
	Repeat until B = 0													

Notes:  
 ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.  
 Flag Notation:  
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,  
 ⬇ = flag is affected according to the result of the operation.