

Examination : Mid Exam - Session 2Year : 2003Date : 27 Dec 2003Time :13.30-16.30Subject : 240-205 Digital Systems and Logic DesignRoom :

<u>NOTE</u>

- There are 7 questions 14 pages (not include cover page). Answer all questions
- All questions are of different values.
- Calculator, textbooks and hand-out are prohibited.
- Every answer must be clear and <u>show your working to get the</u> <u>answer</u>.
- All answers must be given in ink, in English
- Unless otherwise indicated, pencils should only be used for graphical work.

Student ID :Name :Section :	
-----------------------------	--

Question	1	2	3	4	5	6	7
Scores							

Stude	nt ID :	Name:	1
Q1.	A rep	etitive pulse waveform has a logic 1 for 1 n 7 ms in each period.	
	(a)	What is the period of the waveform?	(2 marks)
Answ	er		
	(b)	What is the frequency of the waveform?	(2 marks)
Answ	er		
Answ	· · ·	What is the duty cycle of the waveform ?	(3 marks)
	(d)	What is the average rise time, t_{LH} and fall gate used to generate this waveform is a (See appendix for data sheets)	
Answ	er		(


Q2. (a) What is the binary equivalent of 10.375 ? (3 marks)

Student ID :	Name:	2
Answer		
(b) W	hat is the number range of an 8 bit 2's compler	nent number? (3 marks)
Answer		
	press -42 as a 2's complement number	(3 marks)
Answer		
	press -0.1 as a 9 bit 2's complement number.	(3 marks)
Answer		

(e) Divide the 2's complement number 10000011 by 00011001


Student ID :	Name:		3
		(4 marks)	
Answer			
(f) Add the BCI	D number 01100111 with	n 01011001	
		(4 marks)	
Answer			

Q3.



(c) What is the longest period when the Y output is incorrect?

Student ID :	Name:	5
		(4 marks)
Answer		



(a) Simplify the circuit of Fig.2 using Boolean algebra.

(3 marks)

Answer			


(b) Draw the simplified logic circuit and construct the truth table (2 marks)

Answer

Student ID :	Name:
	e Karnaugh map for the standard SOP expression
	$-\overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + \overline{DCBA} + D\overline{CBA} + D\overline{CBA} + D\overline{CBA} + DC\overline{BA} + DC\overline$
Answer	
(b) Use the	map to obtain a minimized expression for X
(0) 050 the	(4 marks)
Answer	(
(c) Draw th	e logic diagram for the minimized expression for X
	(2 marks)
Answer	()

Student ID :

Q6. A silicon foundry(listraio) factory has an airlock to prevents entry of polluted air into a cleanroom where wafers are processed as shown in Fig.3



Personal are required to put on a cleanroom suit(qn) when entering the cleanroom before opening Door B and are required to take it off before opening Door A.

Sensor on the person and suit cause an alarm S if these rules are broken.

A pressure sensor causes an alarm P if the airlock pressure rises above the cleanroom pressure.

Door A maybe opened if a person wishes to enter the airlock from the factory and Door B is closed and there is not a person already in the airlock.

Door B maybe opened if a person wishes to enter the airlock from the cleanroom and Door A is closed and there is not a person already in the airlock.

A person in the airlock may open door A without a suit or Door B with a suit.


Suit alarm S is activated if a person in the airlock tries to open Door A with a suit or Door B without a suit.

Pressure alarm P is activated if the pressure in the airlock rises above the pressure in the cleanroom.

Student I	D: Name:	9
	(a) Develop a logic to open and close Doors A, B (8 mark	s)
Answer		
	(b) Discuss the use of alarms S and P (2 mark	s)
		~)
Answer_		

Student ID : Name:

Q7. Fig. 4 represents a multiplier circuit that takes two-bit binary numbers x_1x_0 and y_1y_0 and produces an output binary number $z_3z_2z_1z_0$ that is equal to arithmetic product of the two input numbers (14 marks)



(a) Design the logic circuit for the multiplier. Answer



Student ID :	Name:	11

Student ID :Name:12(b) Draw the logic diagram by using only NAND gate for output Z1 of Q7. (a) (6 marks)

Name:

Appendix

March 1998 FAIRCHILD SEMICONDUCTOR DM74LS08 Quad 2-Input AND Gates General Description This device contains four independent gates each of which performs the logic AND function. Features Alternate Military/Aerospace device (54LS08) is available. Contact a Fairchild Semiconductor Sales Office/Distributor for specifications. Connection Diagram Dual-In-Line Package A.4 ٧đ Vcc 84 83 Á3 12 Á2 Υż GŇD 62 05006347-4 Order Number 54LS08DMQB, 54LS08FMQB, 54LS08LMQB, DM54LS08J, DM54LS08W, DM74LS08M or DM74LS08N See NS Package Number E20A, J14A, M14A, N14A or W14B Function Table Y = ABInputs Output в А γ L L L L н L н L L н н н H = High Logic Level L = Low Logic Level

DM74LS08 Quad 2-Input AND Gates

Absolute Maximum Ratings (Note 1)

Absolute Maximum Ratings (Note 1)		DM54LS and 54LS	-55°C to +125°C
Supply Voltage Input Voltage Operating Free Air Temperature Range	7V 7V	DM74LS Storage Temperature Range	0°C to +70°C -65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter	DM54LS08		DM74LS08			Units	
		Min	Nom	Max	Min	Nom	Max	
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	v
V _{IH}	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.7			0.8	v
I _{OH}	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Note 1: The "Absolute Maximum Ratings" are these values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

and the second sec

Electrical Characteristics

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units	
V,	Input Clamp Voltage	V _{cc} = Min, I ₁ = -18 mA				-1.5	v	
V _{DH}	High Level Output	V _{CC} = Min, I _{CH} = Max,	DM54	2.5	3.4		V	
	Voltage	V _{IH} = Min	DM74	2.7	3.4			
Vol	Low Level Output	$V_{CC} = Min, I_{CL} = Max,$	DM54		0.25	0.4		
	Voltage	V _{IL} = Max	DM74		0.35	0.5	v	
		IoL = 4 mA, Voo = Min	DM74		0.25	0.4		
I,	Input Current @ Max	V _{CC} = Max, V ₁ = 7V				0.1	mA	
	Input Voltage							
l _{in}	High Level Input Current	V _{CC} = Max, V ₁ = 2.7V				20	μA	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.36	mA	
los	Short Circuit	V _{cc} = Max	DM54	-20		-100	mA	
	Output Current	(Note 3)	DM74	-20		-100		
аан	Supply Current with	V _{CC} = Max			2.4	4.8	mA	
	Outputs High							
I _{COL}	Supply Current with	V _{cc} = Max			4.4	8.8	mA	
	Outputs Low							

Switching Characteristics

at Voc = 5V and TA = 25°C (See Section 1 for Test Waveforms and Output Load)

Parameter	C _L = 15 pF		C_=	Units	
	Min	Max	Min	Max	
Propagation Delay Time	4	13	6	18	ns
Low to High Level Output					
Propagation Delay Time	3	11	5	18	ns
High to Low Level Output					
I	Propagation Delay Time Low to High Level Output Propagation Delay Time	Min Propagation Delay Time 4 Low to High Level Output Propagation Delay Time 3 High to Low Level Output	Min Max Propagation Delay Time 4 13 Low to High Level Output	Min Max Min Propagation Delay Time 4 13 6 Low to High Level Output 7 7 7 Propagation Delay Time 3 11 5	Min Max Min Max Propagation Delay Time 4 13 6 18 Low to High Level Output 7 11 5 18

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

www.fairchildsemi.com

Blank Sheet