

ชื่อ-สกุล..... รหัส.....

มหาวิทยาลัยสงขลานครินทร์

คณะวิศวกรรมศาสตร์

สอบกลางภาค: ภาคการศึกษาที่ 1	ปีการศึกษา: 2547
วันที่สอบ: 4 สิงหาคม 2547	เวลาสอบ: 9.00-12.00 น.
รหัสวิชา: 240-235	ห้องสอบ: R-300
ชื่อวิชา: Microprocessor Architecture And System Design	

อ่านรายละเอียดของข้อสอบ และคำแนะนำให้เข้าใจก่อนเริ่มทำข้อสอบ

เวลา: 3 ชั่วโมง (180 นาที)

รายละเอียดของข้อสอบ: ข้อสอบมีทั้งหมด 19 หน้า

- เป็นกระดาษคำถามจำนวน 9 หน้า
- เป็น Datasheet จำนวน 10 หน้า

อนุญาต: เครื่องเขียนต่างๆ เช่น ปากกา หรือดินสอ

ไม่อนุญาต: หนังสือและสมุดโน้ตใดๆ เข้าห้องสอบ

คำสั่ง:

- ให้ทำทุกข้อ
 - คำตอบทั้งหมดจะต้องเขียนลงในข้อสอบ
 - เขียนชื่อและรหัสให้ชัดเจนในข้อสอบทุกแผ่น
 - คำตอบส่วนใดอ่านไม่ออก จะถือว่าคำตอบนั้นผิด
 - อ่านคำสั่งเพิ่มเติมในแต่ละข้อให้ชัดเจน
 - ทุจริตในการสอบมีโทษขั้นต่ำปรับตกในรายวิชานั้น
- และพักการเรียน 1 ภาคการศึกษา โทษสูงสุดให้ออก

ชื่อ-สกุล.....รหัส.....

1. จงอธิบายความหมายของคำต่างๆ ต่อไปนี้ (10 คะแนน)

- Address bus.....
.....
- Control bus.....
.....
- Data bus.....
.....
- Flag.....
.....
- Program monitor.....
.....
- Non maskable Interrupt.....
.....
- Interrupt Vector.....
.....
- DMA.....
.....
- Overflow.....
.....
- maskable interrupt.....
.....
- Interrupt Service Routine.....
.....
- Instruction set.....
.....
- memory mapped I/O.....
.....
- Stack Pointer.....
.....
- machine language.....
.....
- Subroutine.....
.....
- assembly language.....
.....

ชื่อ-สกุล.....รหัส.....

7. จงออกแบบระบบตรวจจับอย่างง่ายซึ่งใช้ไมโครโพรเซสเซอร์ Z80 ทำการต่อเซนเซอร์อินฟราเรดเพื่อนับคนเข้าห้องเรียนแล้วแสดงผลจำนวนคนเดินผ่านประตูด้วยแอลอีดี 7 เซกเมนต์ จำนวน 3 หลัก (คะแนนรวม 25 คะแนน)

7.1 จงออกแบบ schematic diagram ของวงจรดังกล่าว (10 คะแนน)

ตารางที่ 6-1 กลุ่มการโอนย้ายข้อมูลขนาด 8 บิต

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T Cycles	Comments	
		C	Z	P/V	S	N	H	76	543	210					
LD r,r'	$r \leftarrow r'$	●	●	●	●	●	●	01	r	r'	1	1	4	r, r'	Reg.
LD r,n	$r \leftarrow n$	●	●	●	●	●	●	00	r	110	2	2	7	000	B
LD r,(HL)	$r \leftarrow (HL)$	●	●	●	●	●	●	01	r	110	1	2	7	001	C
LD r,(IX+d)	$r \leftarrow (IX + d)$	●	●	●	●	●	●	11	011	101	3	5	19	010	D
LD r,(IY+d)	$r \leftarrow (IY + d)$	●	●	●	●	●	●	01	r	110	3	5	19	011	E
LD (HL),r	$(HL) \leftarrow r$	●	●	●	●	●	●	01	110	r	1	2	7	100	H
LD (IX+d),r	$(IX + d) \leftarrow r$	●	●	●	●	●	●	11	011	101	3	5	19	101	L
LD (IY+d),r	$(IY + d) \leftarrow r$	●	●	●	●	●	●	01	r	110	3	5	19	111	A
LD (HL),n	$(HL) \leftarrow n$	●	●	●	●	●	●	00	110	110	2	3	10		
LD (IX+d),n	$(IX + d) \leftarrow n$	●	●	●	●	●	●	11	011	101	4	5	19		
LD (IY+d),n	$(IY + d) \leftarrow n$	●	●	●	●	●	●	00	110	110	4	5	19		
LD A,(BC)	$A \leftarrow (BC)$	●	●	●	●	●	●	00	001	010	1	2	7		
LD A,(DE)	$A \leftarrow (DE)$	●	●	●	●	●	●	00	011	010	1	2	7		
LD A,(nn)	$A \leftarrow (nn)$	●	●	●	●	●	●	00	111	010	3	4	13		
LD (BC),A	$(BC) \leftarrow A$	●	●	●	●	●	●	00	000	010	1	2	7		
LD (DE),A	$(DE) \leftarrow A$	●	●	●	●	●	●	00	010	010	1	2	7		
LD (nn),A	$(nn) \leftarrow A$	●	●	●	●	●	●	00	110	010	3	4	13		
LD A,I	$A \leftarrow I$	●	↓	IFF	↓	0	0	11	101	101	2	2	9		
LD A,R	$A \leftarrow R$	●	↓	IFF	↓	0	0	01	010	111	2	2	9		
LD I,A	$I \leftarrow A$	●	●	●	●	●	●	01	011	111	2	2	9		
LD R,A	$R \leftarrow A$	●	●	●	●	●	●	01	000	111	2	2	9		

Notes:
 r, r' means any of the registers A, B, C, D, E, H, L
 IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.
 Flag Notations:
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
 ↓ = flag is affected according to the result of the operation.

ตารางที่ 6-2 กลุ่มการโอนย้ายข้อมูลขนาด 16 บิต

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
LD dd,nn	dd ← nn	●	●	●	●	●	●	00 dd0 001			3	3	10	dd Pair 00 BC 01 DE
LD IX,nn	IX ← nn	●	●	●	●	●	●	11 011 101			4	4	14	10 HL 11 SP
								00 100 001						
LD IY,nn	IY ← nn	●	●	●	●	●	●	11 111 101			4	4	14	
								00 100 001						
LD HL,(nn)	H ← (nn + 1) L ← (nn)	●	●	●	●	●	●	00 101 010			3	5	16	
								↑ n ↑						
LD, dd,(nn)	ddH ← (nn + 1) ddL ← (nn)	●	●	●	●	●	●	11 101 101			4	6	20	
								01 dd1 011						
LD IX,(nn)	IXH ← (nn + 1) IXL ← (nn)	●	●	●	●	●	●	11 011 101			4	6	20	
								00 101 010						
LD IY,(nn)	IYH ← (nn + 1) IYL ← (nn)	●	●	●	●	●	●	11 111 101			4	6	20	
								00 101 010						
LD (nn),HL	(nn + 1) ← H (nn) ← L	●	●	●	●	●	●	00 100 010			3	5	16	
								↑ n ↑						
LD (nn),dd	(nn + 1) ← ddH (nn) ← ddL	●	●	●	●	●	●	11 101 101			4	6	20	
								01 dd0 011						
LD (nn),IX	(nn + 1) ← IXH (nn) ← IXL	●	●	●	●	●	●	11 011 101			4	6	20	
								00 100 010						
LD (nn),IY	(nn + 1) ← IYH (nn) ← IYL	●	●	●	●	●	●	11 111 101			4	6	20	
								00 100 010						
LD SP,HL	SP ← HL	●	●	●	●	●	●	11 111 001			1	1	6	
LD SP,IX	SP ← IX	●	●	●	●	●	●	11 011 101			2	2	10	
								11 111 001						
LD SP,IY	SP ← IY	●	●	●	●	●	●	11 111 101			2	2	10	
								11 111 001						
PUSH qq	(SP - 2) ← qqL (SP - 1) ← qqH	●	●	●	●	●	●	11 qq0 101			1	3	11	qq Pair 00 BC 01 DE
PUSH IX	(SP - 2) ← IXL (SP - 1) ← IXH	●	●	●	●	●	●	11 011 101			2	4	15	10 HL 11 AF
PUSH IY	(SP - 2) ← IYL (SP - 1) ← IYH	●	●	●	●	●	●	11 111 101			2	4	15	
POP qq	qqH ← (SP + 1) qqL ← (SP)	●	●	●	●	●	●	11 qq0 001			1	3	10	
POP IX	IXH ← (SP + 1) IXL ← (SP)	●	●	●	●	●	●	11 011 101			2	4	14	
POP-IY	IYH ← (SP + 1) IYL ← (SP)	●	●	●	●	●	●	11 111 101			2	4	14	

Notes:
dd is any of the register pairs BC, DE, HL, SP
qq is any of the register pairs AF, BC, DE, HL

ตารางที่ 6-3 กลุ่มการแลกเปลี่ยนข้อมูล โอนย้ายข้อมูลเป็นกลุ่ม และการค้นหาข้อมูล

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments		
		C	Z	P/V	S	N	H	76	543	210						
EX DE,HL	DE ↔ HL	●	●	●	●	●	●	11	101	011	1	1	4	Register bank and auxiliary register bank exchange		
EX AF,AF'	AF ↔ AF'	●	●	●	●	●	●	00	001	000	1	1	4			
EXX	$\begin{pmatrix} BC & BC' \\ DE & DE' \\ HL & HL' \end{pmatrix}$	●	●	●	●	●	●	11	011	001	1	1	4			
EX (SP),HL	H ↔ (SP + 1) L ↔ (SP)	●	●	●	●	●	●	11	100	011	1	5	19			
EX (SP),IX	IX _H ↔ (SP + 1) IX _L ↔ (SP)	●	●	●	●	●	●	11	011	101	2	6	23			
EX (SP),IY	IY _H ↔ (SP + 1) IY _L ↔ (SP)	●	●	●	●	●	●	11	111	101	2	6	23			
LDI	(DE) ← (HL)	●	●	①	●	0	0	11	101	101	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)		
	DE ← DE + 1 HL ← HL + 1 BC ← BC - 1							10	100	000						
LDIR	(DE) ← (HL)	●	●	0	●	0	0	11	101	101	2	5	21		If BC ≠ 0 If BC = 0	
	DE ← DE + 1 HL ← HL + 1 BC ← BC - 1							10	110	000						
	Repeat until BC = 0															
LDD	(DE) ← (HL)	●	●	①	●	0	0	11	101	101	2	4	16			
	DE ← DE - 1 HL ← HL - 1 BC ← BC - 1							10	101	000						
LDOR	(DE) ← (HL)	●	●	0	●	0	0	11	101	101	2	5	21			If BC ≠ 0 If BC = 0
	DE ← DE - 1 HL ← HL - 1 BC ← BC - 1							10	111	000						
	Repeat until BC = 0															
CPI	A - (HL)	●	②	①	↓	1	↓	11	101	101	2	4	16			
	HL ← HL + 1 BC ← BC - 1							10	100	001						
CPIR	A - (HL)	●	②	①	↓	1	↓	11	101	101	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)		
	HL ← HL + 1 BC ← BC - 1							10	110	001						
	Repeat until A = (HL) or BC = 0															
CPD	A - (HL)	●	②	①	↓	1	↓	11	101	101	2	4	16			
	HL ← HL - 1 BC ← BC - 1							10	101	001						
CPDR	A - (HL)	●	②	①	↓	1	↓	11	101	101	2	5	21		If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)	
	HL ← HL - 1 BC ← BC - 1							10	111	001						
	Repeat until A = (HL) or BC = 0															

Notes:
 ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1
 ② Z flag is 1 if A = (HL), otherwise Z = 0.

ตารางที่ 6-4 กลุ่มการทำงานคณิตศาสตร์และลอจิก 8 บิต

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
ADD r	$A \leftarrow A + r$	↓	↓	V	↓	0	↓	10	000	r	1	1	4	r Reg.
ADD n	$A \leftarrow A + n$	↓	↓	V	↓	0	↓	11	000	110	2	2	7	000 B 001 C 010 D 011 E 100 H 101 L 111 A
ADD (HL)	$A \leftarrow A + (HL)$	↓	↓	V	↓	0	↓	←	n	→	1	2	7	
ADD (IX+d)	$A \leftarrow A + (IX + d)$	↓	↓	V	↓	0	↓	11	011	101	3	5	19	
ADD (IY+d)	$A \leftarrow A + (IY + d)$	↓	↓	V	↓	0	↓	10	000	110	3	5	19	
ADC s	$A \leftarrow A + s + CY$	↓	↓	V	↓	0	↓	←	d	→				
SUB s	$A \leftarrow A - s$	↓	↓	V	↓	1	↓		001					s is any of r, n, (HL), (IX + d) (IY + d) as shown for ADD instruction.
SBC s	$A \leftarrow A - s - CY$	↓	↓	V	↓	1	↓		010					The indicated bits replace the 000 in the ADD set above.
AND s	$A \leftarrow A \wedge s$	0	↓	P	↓	0	↓		011					
OR s	$A \leftarrow A \vee s$	0	↓	P	↓	0	↓		100					
XOR s	$A \leftarrow A \oplus s$	0	↓	P	↓	0	↓		110					
CP s	$A - s$	↓	↓	V	↓	1	↓		101					
INC r	$r \leftarrow r + 1$	●	↓	V	↓	0	↓	00	r	100	1	1	4	
INC (HL)	$(HL) \leftarrow (HL) + 1$	●	↓	V	↓	0	↓	00	110	100	1	3	11	
INC (IX+d)	$(IX + d) \leftarrow (IX + d) + 1$	●	↓	V	↓	0	↓	11	011	101	3	6	23	
INC (IY+d)	$(IY + d) \leftarrow (IY + d) + 1$	●	↓	V	↓	0	↓	00	110	100	3	6	23	
DEC d	$d \leftarrow d - 1$	●	↓	V	↓	1	↓	←	d	→				d is any of r, (HL), (IX + d), (IY + d) as shown for INC. Same format and states as INC. Replace 100 with 101 in OP code.

Notes:

The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notation:

- = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
- ↓ = flag is affected according to the result of the operation.

ตารางที่ 6-5 กลุ่มการทำทางคณิตศาสตร์ทั่วไป และควบคุมการทำงานของชิพ

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
DAA	Converts acc. content into packed bcd following add or subtract with packed bcd operands $A \leftarrow A$	↓	↓	P	↓	●	↓	00	100	111	1	1	4	Decimal adjust accumulator
CPL	$A \leftarrow \bar{A}$	●	●	●	●	1	1	00	101	111	1	1	4	Complement accumulator (one's complement)
NEG	$A \leftarrow 0 - A$	↓	↓	V	↓	1	↓	11	101	101	2	2	8	Negate acc. (two's complement)
CCF	$CY \leftarrow \bar{CY}$	↓	●	●	●	0	X	00	111	111	1	1	4	Complement carry flag
SCF	$CY \leftarrow 1$	1	●	●	●	0	0	00	110	111	1	1	4	Set carry flag
NOP	No operation	●	●	●	●	●	●	00	000	000	1	1	4	
HALT	CPU halted	●	●	●	●	●	●	01	110	110	1	1	4	
DI	$IFF \leftarrow 0$	●	●	●	●	●	●	11	110	011	1	1	4	
EI	$IFF \leftarrow 1$	●	●	●	●	●	●	11	111	011	1	1	4	
IM 0	Set interrupt mode 0	●	●	●	●	●	●	11	101	101	2	2	8	
IM 1	Set interrupt mode 1	●	●	●	●	●	●	11	101	101	2	2	8	
IM 2	Set interrupt mode 2	●	●	●	●	●	●	01	010	110	2	2	8	
								01	011	110				

Notes:
 IFF indicates the interrupt enable flip-flop
 CY indicates the carry flip-flop.
 Flag Notation:
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
 ↓ = flag is affected according to the result of the operation.

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments																																				
		C	Z	P/V	S	N	H	76	543	210																																								
RETI	Return from interrupt	●	●	●	●	●	●	11	101	101	2	4	14	<table border="1"> <thead> <tr> <th>cc</th> <th>Condition</th> </tr> </thead> <tbody> <tr><td>000</td><td>NZ nonzero</td></tr> <tr><td>001</td><td>Z zero</td></tr> <tr><td>010</td><td>NC noncarry</td></tr> <tr><td>011</td><td>C carry</td></tr> <tr><td>100</td><td>PO parity odd</td></tr> <tr><td>101</td><td>PE parity even</td></tr> <tr><td>110</td><td>P sign positive</td></tr> <tr><td>111</td><td>M sign negative</td></tr> <tr><td>†</td><td>P</td></tr> <tr><td>000</td><td>00H</td></tr> <tr><td>001</td><td>08H</td></tr> <tr><td>010</td><td>10H</td></tr> <tr><td>011</td><td>18H</td></tr> <tr><td>100</td><td>20H</td></tr> <tr><td>101</td><td>28H</td></tr> <tr><td>110</td><td>30H</td></tr> <tr><td>111</td><td>38H</td></tr> </tbody> </table>	cc	Condition	000	NZ nonzero	001	Z zero	010	NC noncarry	011	C carry	100	PO parity odd	101	PE parity even	110	P sign positive	111	M sign negative	†	P	000	00H	001	08H	010	10H	011	18H	100	20H	101	28H	110	30H	111	38H
cc	Condition																																																	
000	NZ nonzero																																																	
001	Z zero																																																	
010	NC noncarry																																																	
011	C carry																																																	
100	PO parity odd																																																	
101	PE parity even																																																	
110	P sign positive																																																	
111	M sign negative																																																	
†	P																																																	
000	00H																																																	
001	08H																																																	
010	10H																																																	
011	18H																																																	
100	20H																																																	
101	28H																																																	
110	30H																																																	
111	38H																																																	
RETN	Return from nonmaskable interrupt	●	●	●	●	●	●	01	001	101	2	4	14																																					
RST p	$(SP-1) \leftarrow PCx$ $(SP-2) \leftarrow PC_L$ $PCx \leftarrow 0$ $PC_L \leftarrow P$	●	●	●	●	●	●	11	†	111	1	3	11																																					

Notes:
 e represents the extension in the relative addressing mode.
 e is a signed two's complement number in the range <-126, 129>
 e - 2 in the op-code provides an effective address of $pc + e$ as PC is incremented by 2 prior to the addition of e.
 Flag Notation:
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

ชื่อ-สกุล..... รหัส.....

ตารางที่ 6-6 กลุ่มการทำงานคณิตศาสตร์ขนาด 16 บิต

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments	
		C	Z	P/V	S	N	H	76	543	210					
ADD HL,ss	HL ← HL + ss	↑	●	●	●	0	X	00	ss1	001	1	3	11	ss	Reg.
ADC HL,ss	HL ← HL + ss + CY	↑	↓	V	↓	0	X	11	101	101	2	4	15	00 01 10 11	BC DE HL SP
SBC HL,ss	HL ← HL - ss - CY	↑	↓	V	↓	1	X	11	101	101	2	4	15		
ADD IX,pp	IX ← IX + pp	↑	●	●	●	0	X	01	ss0	010	2	4	15	pp	Reg.
								11	011	101				00 01 10 11	BC DE IX SP
ADD IY,rr	IY ← IY + rr	↑	●	●	●	0	X	11	111	101	2	4	15	rr	Reg.
								00	rr1	001				00 01 10 11	BC DE IY SP
INC ss	ss ← ss + 1	●	●	●	●	●	●	00	ss0	011	1	1	6		
INC IX	IX ← IX + 1	●	●	●	●	●	●	00	011	101	2	2	10		
INC IY	IY ← IY + 1	●	●	●	●	●	●	00	100	011					
								11	111	101	2	2	10		
DEC ss	ss ← ss - 1	●	●	●	●	●	●	00	100	011	1	1	6		
DEC IX	IX ← IX - 1	●	●	●	●	●	●	00	ss1	011	2	2	10		
								11	011	101					
DEC IY	IY ← IY - 1	●	●	●	●	●	●	00	101	011	2	2	10		
								11	111	101					
								00	101	011					

Notes:

ss is any of the register pairs BC, DE, HL, SP
pp is any of the register pairs BC, DE, IX, SP
rr is any of the register pairs BC, DE, IY, SP.

Flag Notation:

● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
↑ = flag is affected according to the result of the operation.

ตารางที่ 6-7 กลุ่มการหมุนและเลื่อนข้อมูล

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of In Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
RLCA		↓	●	●	●	0	0	00	000	111	1	1	4	Rotate left circular accumulator
RLA		↓	●	●	●	0	0	00	010	111	1	1	4	Rotate left accumulator
RRCA		↓	●	●	●	0	0	00	001	111	1	1	4	Rotate right circular accumulator
RRA		↓	●	●	●	0	0	00	011	111	1	1	4	Rotate right accumulator
RLC r		↓	↓	P	↓	0	0	11	001	011	2	2	8	Rotate left circular register r
RLC (HL)		↓	↓	P	↓	0	0	11	001	011	2	4	15	r Reg.
RLC (IX+d)		00	000	110	000	110	4	6	23	000	B			
		11	011	101	011	101				001	C			
		11	001	011	001	011				010	D			
RLC (IY+d)	← d →	00	000	110	000	110	4	6	23	011	E			
									100	H				
									101	L				
									111	A				
RL s		↓	↓	P	↓	0	0	11	111	101	4	6	23	Instruction format and states are as shown for RLC,s. To form new
	S _{HL} r,(HL),(IX+d),(IY+d)								00	000	110			
									00	010				
RRC s		↓	↓	P	↓	0	0			001				OP-code replace 000 of RLC,s with shown code
	S _{HL} r,(HL),(IX+d),(IY+d)													
RR s		↓	↓	P	↓	0	0			011				
	S _{HL} r,(HL),(IX+d),(IY+d)													
SLA s		↓	↓	P	↓	0	0			100				
	S _{HL} r,(HL),(IX+d),(IY+d)													
SRA s		↓	↓	P	↓	0	0			101				
	S _{HL} r,(HL),(IX+d),(IY+d)													
SRL s		↓	↓	P	↓	0	0			111				
	S _{HL} r,(HL),(IX+d),(IY+d)													
RLD		●	↓	P	↓	0	0	11	101	101	2	5	18	Rotate digit left and right between the accumulator and location (HL). The contents of the upper half of the accumulator is unaffected
									01	101	111			
RRD		●	↓	P	↓	0	0	11	101	101	2	5	18	
									01	100	111			

Flag Notation:
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
 ↓ = flag is affected according to the result of the operation.

ตารางที่ 6-8 กลุ่มการเซต รีเซตและทดสอบบิต

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M. Cycles	No. of T States	Comments	
		C	Z	P/V	S	N	H	76	543	210					
BIT b,r	$Z \leftarrow \bar{r}$	●	↕	X	X	0	1	11	001	011	2	2	8	r Reg.	
BIT b,(HL)	$Z \leftarrow \overline{(HL)_b}$	●	↕	X	X	0	1	01	b	r	2	3	12	000	B
								11	001	011				010	C
BIT b,(IX+d)	$\leftarrow \overline{(IX+d)_b}$	●	↕	X	X	0	1	01	b	110	4	5	20	010	D
								11	011	101				011	E
								11	001	011				100	H
								←	d	→				101	L
								01	b	110				111	A
BIT b,(IY+d)	$Z \leftarrow \overline{(IY+d)_b}$	●	↕	X	X	0	1	11	111	101	4	5	20	b	Bit Tested
								11	001	011				000	0
								←	d	→				001	1
								01	b	110				010	2
														011	3
														100	4
														101	5
			110	6											
			111	7											
SET b,r	$r_b \leftarrow 1$	●	●	●	●	●	●	11	001	011	2	2	8		
SET b,(HL)	$(HL)_b \leftarrow 1$	●	●	●	●	●	●	11	b	r	2	4	15		
								11	001	011					
SET b,(IX+d)	$(IX+d)_b \leftarrow 1$	●	●	●	●	●	●	11	b	110	4	6	23		
								11	011	101					
								11	001	011					
								←	d	→					
SET b,(IY+d)	$(IY+d)_b \leftarrow 1$	●	●	●	●	●	●	11	111	101	4	6	23		
								11	001	011					
								←	d	→					
RES b,s	$s_b \leftarrow 0$ $s = r,(HL),$ $(IX+d),$ $(IY+d)$	●	●	●	●	●	●	11	b	110	4	6	23		
								11	001	011					

To form new OP-code replace 11 of SET b,s with 10. Flags and time states for SET instruction

Notes:
 The notation sb indicates bit b (0 to 7) or location s.
 Flag Notation:
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
 ↕ = flag is affected according to the result of the operation.

ตารางที่ 6-9 กลุ่มการกระโดด การเรียกใช้และกลับจากโปรแกรมย่อย

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments	
		C	Z	P/V	S	N	H	76	543	210					
JP nn	PC ← nn	●	●	●	●	●	●	11 000 011			3	3	10		
JP cc,nn	If condition cc is true PC ← nn, otherwise continue	●	●	●	●	●	●	← n →			3	3	10	cc	Condition
								← n →							
								← n →							
								← n →							
JR e	PC ← PC + e	●	●	●	●	●	●	00 011 000			2	3	12		
JR C,e	If C = 0, continue	●	●	●	●	●	●	← e - 2 →			2	2	7		
								← e - 2 →							
JR NC,e	If C = 1, PC ← PC + e	●	●	●	●	●	●	00 110 000			2	2	7		
								← e - 2 →							
JR Z,e	If Z = 0, continue	●	●	●	●	●	●	00 101 000			2	2	7		
								← e - 2 →							
JR NZ,e	If Z = 1, PC ← PC + e	●	●	●	●	●	●	00 100 000			2	2	7		
								← e - 2 →							
JP (HL)	PC ← HL	●	●	●	●	●	●	11 101 001			1	1	4		
JP (IX)	PC ← IX	●	●	●	●	●	●	11 011 101			2	2	8		
JP (IY)	PC ← IY	●	●	●	●	●	●	11 111 101			2	2	8		
DJNZ, e	B ← B - 1	●	●	●	●	●	●	00 010 000			2	2	8		If B = 0
								← e - 2 →							
CALL nn	PC ← PC + e	●	●	●	●	●	●	11 001 101			3	5	17		
								(SP - 1) ← PC _H							
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	●	●	●	●	●	●	← n →			3	3	10		If cc is false
								← n →							
RET	PC _L ← (SP)	●	●	●	●	●	●	11 001 001			1	3	10		
								PC _H ← (SP + 1)							
RET cc	If condition cc is false continue, otherwise same as RET	●	●	●	●	●	●	11 cc 000			1	1	5		If cc is false
											1	3	11		If cc is true
														cc	Condition
														000	NZ nonzero
														001	Z zero
														010	NC noncarry
														011	C carry
														100	PO parity odd
														101	PE parity even
														110	P sign positive
														111	M sign negative

ตารางที่ 6-10 กลุ่มอินพุตและเอาต์พุต

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P/V	S	N	H	76	543	210				
IN A,(n)	A ← (n)	●	●	●	●	●	●	11	011	011	2	3	11	n to A ₇ -A ₁ Acc to A ₇ -A ₁₅
IN r,(C)	r ← (C) if r = 110 only the flags will be affected	●	↓	P	↓	0	↓	← n → 11 101 101 01 r 000			2	3	11	C to A ₇ -A ₁ B to A ₇ -A ₁₅
INI	(HL) ← (C) B ← B - 1 HL ← HL + 1	●	↓ ^①	X	X	1	X	11 101 101 10 100 010			2	4	16	C to A ₇ -A ₁ B to A ₇ -A ₁₅
INIR	(HL) ← (C) B ← B - 1 HL ← HL + 1 Repeat until B = 0	●	1	X	X	1	X	11 101 101 10 110 010			2	5 (if B ≠ 0)	21	C to A ₇ -A ₁ B to A ₇ -A ₁₅
										2	4 (if B = 0)	15		
IND	(HL) ← (C) B ← B - 1 HL ← HL - 1	●	↓ ^①	X	X	1	X	11 101 101 10 101 010			2	4	16	C to A ₇ -A ₁ B to A ₇ -A ₁₅
INDR	(HL) ← (C) B ← B - 1 HL ← HL - 1 Repeat until B = 0	●	1	X	X	1	X	11 101 101 10 111 010			2	5 (if B ≠ 0)	21	C to A ₇ -A ₁ B to A ₇ -A ₁₅
										2	4 (if B = 0)	16		
OUT (n),A	(n) ← A	●	●	●	●	●	●	11 010 011 ← n →			2	3	11	n to A ₇ -A ₁ Acc to A ₇ -A ₁₅
OUT (C),r	(C) ← r	●	●	●	●	●	●	11 101 101 01 r 001			2	3	12	C to A ₇ -A ₁ B to A ₇ -A ₁₅
OUTI	(C) ← (HL) B ← B - 1 HL ← HL + 1	●	↓ ^①	X	X	1	X	11 101 101 10 100 011			2	4	16	C to A ₇ -A ₁ B to A ₇ -A ₁₅
OTIR	(C) ← (HL) B ← B - 1 HL ← HL + 1 Repeat until B = 0	●	1	X	X	1	X	11 101 101 10 110 011			2	5 (if B ≠ 0)	21	C to A ₇ -A ₁ B to A ₇ -A ₁₅
										2	4 (if B = 0)	16		
OUTD	(C) ← (HL) B ← B - 1 HL ← HL - 1	●	↓ ^①	X	X	1	X	11 101 101 10 101 011			2	4	16	C to A ₇ -A ₁ B to A ₇ -A ₁₅
OTDR	(C) ← (HL) B ← B - 1 HL ← HL - 1 Repeat until B = 0	●	1	X	X	1	X	11 101 101 10 111 011			2	5 (if B ≠ 0)	21	C to A ₇ -A ₁ B to A ₇ -A ₁₅
										2	4 (if B = 0)	16		

Notes:
 ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.
 Flag Notation:
 ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
 ↓ = flag is affected according to the result of the operation.