

มหาวิทยาลัยสงขลานครินทร์
คณะวิศวกรรมศาสตร์

การสอบปลายภาค ประจำภาคการศึกษาที่ 1
วันที่ 30 กันยายน 2547
วิชา 240-321 Assembly Language Techniques

ปีการศึกษา 2547
เวลา 1330-1630
ห้อง R300

ข้อสอบมีทั้งหมด 4 ข้อ ทุกข้อมีคะแนนเท่ากัน ให้ทำทุกข้อ
ไม่อนุญาตให้นำเอกสารหรือเครื่องคำนวณ เข้าห้องสอบ

1. ในการทดลองหนึ่งใช้บอร์ด V3155 ควบคุมการ เปิดปิด LED จำนวน 8 ดวง โดยมี Push Button Switch จำนวน 8 ตัว ต่อเข้ากับ Port 1 (P1) ของ ไมโครคอนโทรลเลอร์ และใช้ Port A ของ 8255 ต่อเข้ากับ LED จงตอบคำถามต่อไปนี้
 1. จงเขียน block diagram ของอุปกรณ์ที่ใช้ในการทดลองดังกล่าว
 2. วิธีการในการเข้าถึง (รับ/ส่ง ข้อมูล) อุปกรณ์ภายนอกทั้งสอง (Switch/LED) จากไมโครคอนโทรลเลอร์แตกต่างกันอย่างไร จงอธิบาย
 3. ต้องการให้ใช้ Switch ช้างต้นแต่ละตัวสำหรับควบคุม LED แต่ละดวง โดยกดสวิตช์ครั้งแรกทำให้ LED ติดกดซ้ำอีกครั้งจะทำให้ LED ดับ จงเขียนโปรแกรม และ วาด flowchart ของโปรแกรมสำหรับทำงานดังกล่าว
หมายเหตุ: Switch เป็นแบบ Push Button, 8255 อยู่ที่ตำแหน่ง 0x8000, กำหนดให้ Port ทั้ง 3 ของ 8255 เป็น output ทั้งหมด ใช้ค่า control เป็น 0x80
2. การใช้งานอินเทอร์พท์
 1. ชนิดของอินเทอร์พท์ของไมโครคอนโทรลเลอร์ตระกูล MCS51 มีกี่ชนิด อะไรบ้าง แต่ละชนิดเกิดขึ้นได้อย่างไร?
 2. ขั้นตอนของการเตรียมการ (initialize) เพื่อให้สามารถใช้งานอินเทอร์พท์ได้ มีอย่างไรบ้างจงอธิบาย
 3. การจัดลำดับความสำคัญ (priority) ของการให้บริการอินเทอร์พท์เป็นอย่างไร สามารถเปลี่ยนแปลงได้อย่างไรบ้าง มีข้อจำกัดอย่างไรจงอธิบาย
 4. จงเขียนโปรแกรมตัวอย่างเป็น Interrupt Service Routine สำหรับการให้บริการ External Interrupt 0 โดยไปเปลี่ยนค่าของ P1.0 ทุกครั้งที่อินเทอร์พท์เกิดขึ้น
3. การใช้งาน Timer/Counter
 1. อธิบายข้อแตกต่างของการใช้งาน Timer/Counter ในลักษณะของ Timer และ Counter
 2. หากต้องการใช้ Timer/Counter ของไมโครคอนโทรลเลอร์ตระกูล MCS51 สำหรับนับการเปลี่ยนแปลงสถานะของสัญญาณชนิดหนึ่ง ค่าความถี่สูงสุดของสัญญาณนั้น ซึ่งไมโครคอนโทรลเลอร์สามารถนับได้อย่างถูกต้อง มีค่าเป็นเท่าไร ให้เหตุผลประกอบ
 3. Timer/Counter เกี่ยวข้องกับ UART Device ของ MCS51 อย่างไร จงอธิบาย
4. การใช้งาน UART
 1. จงอธิบายขั้นตอนการของการเตรียมการ (initialize) ก่อนการใช้งาน UART ว่าจะต้องทำอะไรบ้าง
 2. จงเขียน subroutine สำหรับการอ่านและเขียนข้อมูล 1 byte ผ่าน UART ของ MCS51 อธิบายแต่ละคำสั่งใน subroutine ด้วยว่ามีเพื่ออะไร
 3. จงอธิบายว่าทำไมการรับส่งข้อมูลระหว่าง เครื่องคอมพิวเตอร์ซึ่งใช้มาตรฐาน RS232 กับไมโครคอนโทรลเลอร์ตระกูล MCS 51 แบบ UART จึงไม่สามารถใช้ความเร็วสูงสุดของคอมพิวเตอร์หรือไมโครคอนโทรลเลอร์ในการติดต่อได้

PROGRAMMER'S GUIDE AND INSTRUCTION SET

Memory Organization

Program Memory

The 80C51 has separate address spaces for program and data memory. The Program memory can be up to 64k bytes long. The lower 4k can reside on-chip. Figure 1 shows a map of the 80C51 program memory.

The 80C51 can address up to 64k bytes of data memory to the chip. The MOVX instruction is used to access the external data memory.

The 80C51 has 128 bytes of on-chip RAM, plus a number of Special Function Registers (SFRs). The lower 128 bytes of RAM can be accessed either by direct addressing (MOV data addr) or by indirect addressing (MOV @Ri). Figure 2 shows the Data Memory organization.

Direct and Indirect Address Area

The 128 bytes of RAM which can be accessed by both direct and indirect addressing can be divided into three segments as listed below and shown in Figure 3.

1. Register Banks 0-3: Locations 0 through 1FH (32 bytes). The device after reset defaults to register bank 0. To use the other register banks, the user must select them in software. Each

register bank contains eight 1-byte registers 0 through 7. Reset initializes the stack pointer to location 07H, and it is incremented once to start from location 08H, which is the first register (R0) of the second register bank. Thus, in order to use more than one register bank, the SP should be initialized to a different location of the RAM where it is not used for data storage (i.e., the higher part of the RAM).

2. Bit Addressable Area: 16 bytes have been assigned for this segment, 20H-2FH. Each one of the 128 bits of this segment can be directly addressed (0-7FH). The bits can be referred to in two ways, both of which are acceptable by most assemblers. One way is to refer to their address (i.e., 0-7FH). The other way is with reference to bytes 20H to 2FH. Thus, bits 0-7 can also be referred to as bits 20.0-20.7, and bits 8-FH are the same as 21.0-21.7, and so on. Each of the 16 bytes in this segment can also be addressed as a byte.
3. Scratch Pad Area: 30H through 7FH are available to the user as data RAM. However, if the stack pointer has been initialized to this area, enough bytes should be left aside to prevent SP data destruction.

Figure 2 shows the different segments of the on-chip RAM.




Figure 1. 80C51 Program Memory




Figure 2. 80C51 Data Memory




Figure 3. 128 Bytes of RAM Direct and Indirect Addressable

Table 1. 80C51 Special Function Registers

| SYMBOL | DESCRIPTION | DIRECT ADDRESS | BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION | | | | | | | | RESET VALUE |
|-------------------|------------------------|----------------|---|-----|-----|-----|------|------|------|-----|-------------|
| | | | MSB | | | | | | | LSB | |
| ACC* | Accumulator | E0H | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 | 00H |
| B* | B register | F0H | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | 00H |
| DPTR | Data pointer (2 bytes) | | | | | | | | | | |
| DPH | Data pointer high | 83H | | | | | | | | | 00H |
| DPL | Data pointer low | 82H | | | | | | | | | 00H |
| | | | AF | AE | AD | AC | AB | AA | A9 | A8 | |
| IE* | Interrupt enable | A8H | EA | - | - | ES | ET1 | EX1 | ET0 | EX0 | 0x000000B |
| | | | BF | BE | BD | BC | BB | BA | B9 | B8 | |
| IP* | Interrupt priority | B8H | - | - | - | PS | PT1 | PX1 | PT0 | PX0 | xx000000B |
| | | | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | |
| P0* | Port 0 | 80H | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | FFH |
| | | | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | |
| P1* | Port 1 | 90H | - | - | - | - | - | - | T2EX | T2 | FFH |
| | | | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | |
| P2* | Port 2 | A0H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | FFH |
| | | | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | |
| P3* | Port 3 | B0H | RD | WR | T1 | T0 | INT1 | INT0 | TxD | RxD | FFH |
| PCON ¹ | Power control | 87H | SMOD | - | - | - | GF1 | GF0 | PD | IDL | 0xxxxxxB |
| | | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| PSW* | Program status word | D0H | CY | AC | F0 | RS1 | RS0 | OV | - | P | 00H |
| SBUF | Serial data buffer | 99H | | | | | | | | | xxxxxxxxB |
| | | | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 | |
| SCON* | Serial controller | 98H | SM0 | SM1 | SM2 | REN | TB8 | RB8 | TI | RI | 00H |
| SP | Stack pointer | 81H | | | | | | | | | 07H |
| | | | 8F | 8E | 8D | 8C | 8B | 8A | 89 | 88 | |
| TCON* | Timer control | 88H | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | |
| TH0 | Timer high 0 | 8CH | | | | | | | | | 00H |
| TH1 | Timer high 1 | 8DH | | | | | | | | | 00H |
| TL0 | Timer low 0 | 8AH | | | | | | | | | 00H |
| TL1 | Timer low 1 | 8BH | | | | | | | | | 00H |
| TMOD | Timer mode | 89H | GATE | C/T | M1 | M0 | GATE | C/T | M1 | M0 | 00H |

NOTES:

* Bit addressable

1. Bits GF1, GF0, PD, and IDL of the PCON register are not implemented on the NMOS 8051/8031.




Figure 4. SFR Memory Map

Those SFRs that have their bits assigned for various functions are listed in this section. A brief description of each bit is provided for quick reference. For more detailed information refer to the Architecture Chapter of this book.

PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE.

| | | | | | | | |
|----|----|----|-----|-----|----|---|---|
| CY | AC | F0 | RS1 | RS0 | OV | – | P |
|----|----|----|-----|-----|----|---|---|

| | | |
|-----|-------|---|
| CY | PSW.7 | Carry Flag. |
| AC | PSW.6 | Auxiliary Carry Flag. |
| F0 | PSW.5 | Flag 0 available to the user for general purpose. |
| RS1 | PSW.4 | Register Bank selector bit 1 (SEE NOTE 1). |
| RS0 | PSW.3 | Register Bank selector bit 0 (SEE NOTE 1). |
| OV | PSW.2 | Overflow Flag. |
| – | PSW.1 | Usable as a general purpose flag. |
| P | PSW.0 | Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of '1' bus in the accumulator. |

NOTE:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

| RS1 | RS0 | REGISTER BANK | ADDRESS |
|-----|-----|---------------|---------|
| 0 | 0 | 0 | 00H-07H |
| 0 | 1 | 1 | 08H-0FH |
| 1 | 0 | 2 | 10H-17H |
| 1 | 1 | 3 | 18H-1FH |

PCON: POWER CONTROL REGISTER. NOT BIT ADDRESSABLE.

| | | | | | | | |
|------|---|---|---|-----|-----|----|-----|
| SMOD | – | – | – | GF1 | GF0 | PD | IDL |
|------|---|---|---|-----|-----|----|-----|

SMOD Double baud rate bit. If Timer 1 is used to generate baud rate and SMOD = 1, the baud rate is doubled when the Serial Port is used in modes 1, 2, or 3.

– Not implemented, reserved for future use.*

– Not implemented reserved for future use.*

– Not implemented reserved for future use.*

GF1 General purpose flag bit.

GF0 General purpose flag bit.

PD Power Down Bit. Setting this bit activates Power Down operation in the 80C51. (Available only in CMOS.)

IDL Idle mode bit. Setting this bit activates Idle Mode operation in the 80C51. (Available only in CMOS.)

If 1s are written to PD and IDL at the same time, PD takes precedence.

* User software should not write 1s to reserved bits. These bits may be used in future 8051 products to invoke new features.

INTERRUPTS:

To use any of the interrupts in the 80C51 Family, the following three steps must be taken.

1. Set the EA (enable all) bit in the IE register to 1.
2. Set the corresponding individual interrupt enable bit in the IE register to 1.
3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below.

| INTERRUPT SOURCE | VECTOR ADDRESS |
|------------------|----------------|
| IE0 | 0003H |
| TF0 | 000BH |
| IE1 | 0013H |
| TF1 | 001BH |
| RI & TI | 0023H |

In addition, for external interrupts, pins INT0 and INT1 (P3.2 and P3.3) must be set to 1, and depending on whether the interrupt is to be level or transition activated, bits IT0 or IT1 in the TCON register may need to be set to 1.

ITx = 0 level activated

ITx = 1 transition activated

IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.

| | | | | | | | |
|----|---|---|----|-----|-----|-----|-----|
| EA | — | — | ES | ET1 | EX1 | ET0 | EX0 |
|----|---|---|----|-----|-----|-----|-----|

| | | |
|-----|------|--|
| EA | IE.7 | Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. |
| — | IE.6 | Not implemented, reserved for future use.* |
| — | IE.5 | Not implemented, reserved for future use.* |
| ES | IE.4 | Enable or disable the serial port interrupt. |
| ET1 | IE.3 | Enable or disable the Timer 1 overflow interrupt. |
| EX1 | IE.2 | Enable or disable External Interrupt 1. |
| ET0 | IE.1 | Enable or disable the Timer 0 overflow interrupt. |
| EX0 | IE.0 | Enable or disable External Interrupt 0. |

* User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features.

ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS:

In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1.

Remember that while an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt.

PRIORITY WITHIN LEVEL:

Priority within level is only to resolve simultaneous requests of the same priority level.

From high to low, interrupt sources are listed below:

IE0
TF0
IE1
TF1
RI or TI

IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt has a lower priority and if the bit is 1 the corresponding interrupt has a higher priority.

| | | | | | | | |
|---|---|---|----|-----|-----|-----|-----|
| – | – | – | PS | PT1 | PX1 | PT0 | PX0 |
|---|---|---|----|-----|-----|-----|-----|

| | | |
|-----|------|---|
| – | IP.7 | Not implemented, reserved for future use.* |
| – | IP.6 | Not implemented, reserved for future use.* |
| – | IP.5 | Not implemented, reserved for future use.* |
| PS | IP.4 | Defines the Serial Port interrupt priority level. |
| PT1 | IP.3 | Defines the Timer 1 interrupt priority level. |
| PX1 | IP.2 | Defines External Interrupt 1 priority level. |
| PT0 | IP.1 | Defines the Timer 0 interrupt priority level. |
| PX0 | IP.0 | Defines the External Interrupt 0 priority level. |


* User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features.

TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE.

| | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|
| TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 |
|-----|-----|-----|-----|-----|-----|-----|-----|

| | | |
|-----|--------|---|
| TF1 | TCON.7 | Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine. |
| TR1 | TCON.6 | Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF. |
| TF0 | TCON.5 | Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine. |
| TR0 | TCON.4 | Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF. |
| IE1 | TCON.3 | External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed. |
| IT1 | TCON.2 | Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. |
| IE0 | TCON.1 | External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed. |
| IT0 | TCON.0 | Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. |

TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE.



| | |
|------|---|
| GATE | When TRx (in TCON) is set and GATE = 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). When GATE = 0, TIMER/COUNTERx will run only while TRx = 1 (software control). |
| C/T | Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from Tx input pin). |
| M1 | Mode selector bit. (NOTE 1) |
| M0 | Mode selector bit. (NOTE 1) |

NOTE 1:

| M1 | M0 | Operating Mode |
|----|----|---|
| 0 | 0 | 0 13-bit Timer (8048 compatible) |
| 0 | 1 | 1 16-bit Timer/Counter |
| 1 | 0 | 2 8-bit Auto-Reload Timer/Counter |
| 1 | 1 | 3 (Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standart Timer 0 control bits. TH0 is an 8-bit Timer and is controlled by Timer 1 control bits. |
| 1 | 1 | 3 (Timer 1) Timer/Counter 1 stopped. |

TIMER SET-UP

Tables 2 through 5 give some values for TMOD which can be used to set up Timer 0 in different modes.

It is assumed that only one timer is being used at a time. If it is desired to run Timers 0 and 1 simultaneously, in any mode, the value in TMOD for Timer 0 must be ORed with the value shown for Timer 1 (Tables 5 and 6).

For example, if it is desired to run Timer 0 in mode 1 GATE (external control), and Timer 1 in mode 2 COUNTER, then the value that must be loaded into TMOD is 69H (09H from Table 2 ORed with 60H from Table 5).

Moreover, it is assumed that the user, at this point, is not ready to turn the timers on and will do that at a different point in the program by setting bit TRx (in TCON) to 1.

TIMER/COUNTER 0**Table 2. As a Timer:**

| MODE | TIMER 0 FUNCTION | TMOD | |
|------|---------------------|---------------------------------|---------------------------------|
| | | INTERNAL CONTROL (NOTE 1) | EXTERNAL CONTROL (NOTE 2) |
| 0 | 13-bit Timer | 00H | 08H |
| 1 | 16-bit Timer | 01H | 09H |
| 2 | 8-bit Auto-Reload | 02H | 0AH |
| 3 | Two 8-bit Timers | 03H | 0BH |

Table 3. As a Counter:

| MODE | COUNTER 0 FUNCTION | TMOD | |
|------|-----------------------|---------------------------------|---------------------------------|
| | | INTERNAL CONTROL (NOTE 1) | EXTERNAL CONTROL (NOTE 2) |
| 0 | 13-bit Timer | 04H | 0CH |
| 1 | 16-bit Timer | 05H | 0DH |
| 2 | 8-bit Auto-Reload | 06H | 0EH |
| 3 | One 8-bit Counter | 07H | 0FH |

NOTES:

1. The timer is turned ON/OFF by setting/clearing bit TR0 in the software.
2. The Timer is turned ON/OFF by the 1-to-0 transition on INT0 (P3.2) when TR0 = 1 (hardware control).

TIMER/COUNTER 1

Table 4. As a Timer:

| MODE | TIMER 1 FUNCTION | TMOD | |
|------|---------------------|---------------------------------|---------------------------------|
| | | INTERNAL CONTROL (NOTE 1) | EXTERNAL CONTROL (NOTE 2) |
| 0 | 13-bit Timer | 00H | 80H |
| 1 | 16-bit Timer | 10H | 90H |
| 2 | 8-bit Auto-Reload | 20H | A0H |
| 3 | Does not run | 30H | B0H |

Table 5. As a Counter:

| MODE | COUNTER 1 FUNCTION | TMOD | |
|------|-----------------------|---------------------------------|---------------------------------|
| | | INTERNAL CONTROL (NOTE 1) | EXTERNAL CONTROL (NOTE 2) |
| 0 | 13-bit Timer | 40H | C0H |
| 1 | 16-bit Timer | 50H | D0H |
| 2 | 8-bit Auto-Reload | 60H | E0H |
| 3 | Not available | — | — |

NOTES:

1. The timer is turned ON/OFF by setting/clearing bit TR1 in the software.
2. The Timer is turned ON/OFF by the 1-to-0 transition on INT1 (P3.2) when TR1 = 1 (hardware control).

SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE.

| | | | | | | | |
|-----|-----|-----|-----|-----|-----|----|----|
| SM0 | SM1 | SM2 | REN | TB8 | RB8 | TI | RI |
|-----|-----|-----|-----|-----|-----|----|----|

| | | |
|-----|--------|---|
| SM0 | SCON.7 | Serial Port mode specifier. (NOTE 1) |
| SM1 | SCON.6 | Serial Port mode specifier. (NOTE 1) |
| SM2 | SCON.5 | Enables the multiprocessor communication feature in modes 2 & 3. In mode 2 or 3, if SM2 is set to 1 then RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1 then RI will not be activated if a valid stop bit was not received. In mode 0, SM2 should be 0. (See Table 6.) |
| REN | SCON.4 | Set/Cleared by software to Enable/Disable reception. |
| TB8 | SCON.3 | The 9th bit that will be transmitted in modes 2 & 3. Set/Cleared by software. |
| RB8 | SCON.2 | In modes 2 & 3, is the 9th data bit that was received. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0, RB8 is not used. |
| TI | SCON.1 | Transmit interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in the other modes. Must be cleared by software. |
| RI | SCON.0 | Receive interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bit time in the other modes (except see SM2). Must be cleared by software. |

NOTE 1:

| SM0 | SM1 | Mode | Description | Baud Rate |
|-----|-----|------|----------------|--|
| 0 | 0 | 0 | Shift Register | F _{Osc} /12 |
| 0 | 1 | 1 | 8-bit UART | Variable |
| 1 | 0 | 2 | 9-bit UART | F _{Osc} /64 or F _{Osc} /32 |
| 1 | 1 | 3 | 9-bit UART | Variable |

SERIAL PORT SET-UP:

Table 6.

| MODE | SCON | SM2 VARIATION |
|------|------|--|
| 0 | 10H | Single Processor Environment (SM2 = 0) |
| 1 | 50H | |
| 2 | 90H | |
| 3 | D0H | |
| 0 | NA | Multiprocessor Environment (SM2 = 1) |
| 1 | 70H | |
| 2 | B0H | |
| 3 | F0H | |

GENERATING BAUD RATES

Serial Port in Mode 0:

Mode 0 has a fixed baud rate which is 1/12 of the oscillator frequency. To run the serial port in this mode none of the Timer/Counters need to be set up. Only the SCON register needs to be defined.

$$\text{Baud Rate} = \frac{\text{Osc Freq}}{12}$$

Serial Port in Mode 1:

Mode 1 has a variable baud rate. The baud rate is generated by Timer 1.

USING TIMER/COUNTER 1 TO GENERATE BAUD RATES:

For this purpose, Timer 1 is used in mode 2 (Auto-Reload). Refer to Timer Setup section of this chapter.

$$\text{Baud Rate} = \frac{K \times \text{Osc Freq}}{32 \times 12 \times [256 - (\text{TH1})]}$$

If SMOD = 0, then K = 1.

If SMOD = 1, then K = 2 (SMOD is in the PCON register).

Most of the time the user knows the baud rate and needs to know the reload value for TH1.

$$\text{TH1} = 256 - \frac{K \times \text{Osc Freq}}{384 \times \text{baud rate}}$$

TH1 must be an integer value. Rounding off TH1 to the nearest integer may not produce the desired baud rate. In this case, the user may have to choose another crystal frequency.

Since the PCON register is not bit addressable, one way to set the bit is logical ORing the PCON register (i.e., ORL PCON,#80H). The address of PCON is 87H.

SERIAL PORT IN MODE 2:

The baud rate is fixed in this mode and is 1/32 or 1/64 of the oscillator frequency, depending on the value of the SMOD bit in the PCON register.

In this mode none of the Timers are used and the clock comes from the internal phase 2 clock.

SMOD = 1, Baud Rate = 1/32 Osc Freq.

SMOD = 0, Baud Rate = 1/64 Osc Freq.

To set the SMOD bit: ORL PCON,#80H. The address of PCON is 87H.

SERIAL PORT IN MODE 3:

The baud rate in mode 3 is variable and sets up exactly the same as in mode 1.

80C51 FAMILY INSTRUCTION SET

Table 7. 80C51 Instruction Set Summary

| Interrupt Response Time: Refer to Hardware Description Chapter. | | | | | | | |
|---|------|----|----|-------------|------|----|----|
| Instructions that Affect Flag Settings ⁽¹⁾ | | | | | | | |
| Instruction | Flag | | | Instruction | Flag | | |
| | C | OV | AC | | C | OV | AC |
| ADD | X | X | X | CLR C | 0 | | |
| ADDC | X | X | X | CPL C | X | | |
| SUBB | X | X | X | ANL C,bit | X | | |
| MUL | 0 | X | | ANL C,/bit | X | | |
| DIV | 0 | X | | ORL C,bit | X | | |
| DA | X | | | ORL C,/bit | X | | |
| RRC | X | | | MOV C,bit | X | | |
| RLC | X | | | CJNE | X | | |
| SETB C | 1 | | | | | | |

⁽¹⁾Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

Notes on instruction set and addressing modes:

Rn Register R7-R0 of the currently selected Register Bank.

direct 8-bit internal data location's address. This could be an Internal Data RAM location (0-127) or a SFR [i.e., I/O port, control register, status register, etc. (128-255)].

@Ri 8-bit internal data RAM location (0-255) addressed indirectly through register R1 or R0.

#data 8-bit constant included in the instruction.

#data 16 16-bit constant included in the instruction

addr 16 16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the 64k-byte Program Memory address space.

addr 11 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2k-byte page of program memory as the first byte of the following instruction.

rel Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.

bit Direct Addressed bit in Internal Data RAM or Special Function Register.

| MNEMONIC | DESCRIPTION | BYTE | OSCILLATOR PERIOD | |
|------------------------------|-------------|--|-------------------|----|
| ARITHMETIC OPERATIONS | | | | |
| ADD | A,Rn | Add register to Accumulator | 1 | 12 |
| ADD | A,direct | Add direct byte to Accumulator | 2 | 12 |
| ADD | A,@Ri | Add indirect RAM to Accumulator | 1 | 12 |
| ADD | A,#data | Add immediate data to Accumulator | 2 | 12 |
| ADDC | A,Rn | Add register to Accumulator with carry | 1 | 12 |
| ADDC | A,direct | Add direct byte to Accumulator with carry | 2 | 12 |
| ADDC | A,@Ri | Add indirect RAM to Accumulator with carry | 1 | 12 |
| ADDC | A,#data | Add immediate data to ACC with carry | 2 | 12 |
| SUBB | A,Rn | Subtract Register from ACC with borrow | 1 | 12 |
| SUBB | A,direct | Subtract direct byte from ACC with borrow | 2 | 12 |
| SUBB | A,@Ri | Subtract indirect RAM from ACC with borrow | 1 | 12 |
| SUBB | A,#data | Subtract immediate data from ACC with borrow | 2 | 12 |
| INC | A | Increment Accumulator | 1 | 12 |
| INC | Rn | Increment register | 1 | 12 |

All mnemonics copyrighted © Intel Corporation 1980

Table 7. 80C51 Instruction Set Summary (Continued)

| MNEMONIC | | DESCRIPTION | BYTE | OSCILLATOR PERIOD |
|--|----------------|--|------|-------------------|
| ARITHMETIC OPERATIONS (Continued) | | | | |
| INC | direct | Increment direct byte | 2 | 12 |
| INC | @Ri | Increment indirect RAM | 1 | 12 |
| DEC | A | Decrement Accumulator | 1 | 12 |
| DEC | R _n | Decrement Register | 1 | 12 |
| DEC | direct | Decrement direct byte | 2 | 12 |
| DEC | @Ri | Decrement indirect RAM | 1 | 12 |
| INC | DPTR | Increment Data Pointer | 1 | 24 |
| MUL | AB | Multiply A and B | 1 | 48 |
| DIV | AB | Divide A by B | 1 | 48 |
| DA | A | Decimal Adjust Accumulator | 1 | 12 |
| LOGICAL OPERATIONS | | | | |
| ANL | A,Rn | AND Register to Accumulator | 1 | 12 |
| ANL | A,direct | AND direct byte to Accumulator | 2 | 12 |
| ANL | A,@Ri | AND indirect RAM to Accumulator | 1 | 12 |
| ANL | A,#data | AND immediate data to Accumulator | 2 | 12 |
| ANL | direct,A | AND Accumulator to direct byte | 2 | 12 |
| ANL | direct,#data | AND immediate data to direct byte | 3 | 24 |
| ORL | A,Rn | OR register to Accumulator | 1 | 12 |
| ORL | A,direct | OR direct byte to Accumulator | 2 | 12 |
| ORL | A,@Ri | OR indirect RAM to Accumulator | 1 | 12 |
| ORL | A,#data | OR immediate data to Accumulator | 2 | 12 |
| ORL | direct,A | OR Accumulator to direct byte | 2 | 12 |
| ORL | direct,#data | OR immediate data to direct byte | 3 | 24 |
| XRL | A,Rn | Exclusive-OR register to Accumulator | 1 | 12 |
| XRL | A,direct | Exclusive-OR direct byte to Accumulator | 2 | 12 |
| XRL | A,@Ri | Exclusive-OR indirect RAM to Accumulator | 1 | 12 |
| XRL | A,#data | Exclusive-OR immediate data to Accumulator | 2 | 12 |
| XRL | direct,A | Exclusive-OR Accumulator to direct byte | 2 | 12 |
| XRL | direct,#data | Exclusive-OR immediate data to direct byte | 3 | 24 |
| CLR | A | Clear Accumulator | 1 | 12 |
| CPL | A | Complement Accumulator | 1 | 12 |
| RL | A | Rotate Accumulator left | 1 | 12 |
| RLC | A | Rotate Accumulator left through the carry | 1 | 12 |
| RR | A | Rotate Accumulator right | 1 | 12 |
| RRC | A | Rotate Accumulator right through the carry | 1 | 12 |
| SWAP | A | Swap nibbles within the Accumulator | 1 | 12 |
| DATA TRANSFER | | | | |
| MOV | A,Rn | Move register to Accumulator | 1 | 12 |
| MOV | A,direct | Move direct byte to Accumulator | 2 | 12 |
| MOV | A,@Ri | Move indirect RAM to Accumulator | 1 | 12 |

All mnemonics copyrighted © Intel Corporation 1980

Table 7. 80C51 Instruction Set Summary (Continued)

| MNEMONIC | | DESCRIPTION | BYTE | OSCILLATOR PERIOD |
|--------------------------------------|---------------|--|------|-------------------|
| DATA TRANSFER (Continued) | | | | |
| MOV | A,#data | Move immediate data to Accumulator | 2 | 12 |
| MOV | Rn,A | Move Accumulator to register | 1 | 12 |
| MOV | Rn,direct | Move direct byte to register | 2 | 24 |
| MOV | RiN,#data | Move immediate data to register | 2 | 12 |
| MOV | direct,A | Move Accumulator to direct byte | 2 | 12 |
| MOV | direct,Rn | Move register to direct byte | 2 | 24 |
| MOV | direct,direct | Move direct byte to direct | 3 | 24 |
| MOV | direct,@Ri | Move indirect RAM to direct byte | 2 | 24 |
| MOV | direct,#data | Move immediate data to direct byte | 3 | 24 |
| MOV | @Ri,A | Move Accumulator to indirect RAM | 1 | 12 |
| MOV | @Ri,direct | Move direct byte to indirect RAM | 2 | 24 |
| MOV | @Ri,#data | Move immediate data to indirect RAM | 2 | 12 |
| MOV | DPTR,#data16 | Load Data Pointer with a 16-bit constant | 3 | 24 |
| MOVC | A,@A+DPTR | Move Code byte relative to DPTR to A _{CC} | 1 | 24 |
| MOVC | A,@A+PC | Move Code byte relative to PC to A _{CC} | 1 | 24 |
| MOVX | A,@Ri | Move external RAM (8-bit addr) to A _{CC} | 1 | 24 |
| MOVX | A,@DPTR | Move external RAM (16-bit addr) to A _{CC} | 1 | 24 |
| MOVX | A,@Ri,A | Move A _{CC} to external RAM (8-bit addr) | 1 | 24 |
| MOVX | @DPTR,A | Move A _{CC} to external RAM (16-bit addr) | 1 | 24 |
| PUSH | direct | Push direct byte onto stack | 2 | 24 |
| POP | direct | Pop direct byte from stack | 2 | 24 |
| XCH | A,Rn | Exchange register with Accumulator | 1 | 12 |
| XCH | A,direct | Exchange direct byte with Accumulator | 2 | 12 |
| XCH | A,@Ri | Exchange indirect RAM with Accumulator | 1 | 12 |
| XCHD | A,@Ri | Exchange low-order digit indirect RAM with A _{CC} | 1 | 12 |
| BOOLEAN VARIABLE MANIPULATION | | | | |
| CLR | C | Clear carry | 1 | 12 |
| CLR | bit | Clear direct bit | 2 | 12 |
| SETB | C | Set carry | 1 | 12 |
| SETB | bit | Set direct bit | 2 | 12 |
| CPL | C | Complement carry | 1 | 12 |
| CPL | bit | Complement direct bit | 2 | 12 |
| ANL | C,bit | AND direct bit to carry | 2 | 24 |
| ANL | C,/bit | AND complement of direct bit to carry | 2 | 24 |
| ORL | C,bit | OR direct bit to carry | 2 | 24 |
| ORL | C,/bit | OR complement of direct bit to carry | 2 | 24 |
| MOV | C,bit | Move direct bit to carry | 2 | 12 |
| MOV | bit,C | Move carry to direct bit | 2 | 24 |
| JC | rel | Jump if carry is set | 2 | 24 |
| JNC | rel | Jump if carry not set | 2 | 24 |

All mnemonics copyrighted © Intel Corporation 1980

Table 7. 80C51 Instruction Set Summary (Continued)

| MNEMONIC | | DESCRIPTION | BYTE | OSCILLATOR PERIOD |
|--|---------------|--|------|-------------------|
| BOOLEAN VARIABLE MANIPULATION (Continued) | | | | |
| JB | rel | Jump if direct bit is set | 3 | 24 |
| JNB | rel | Jump if direct bit is not set | 3 | 24 |
| JBC | bit,rel | Jump if direct bit is set and clear bit | 3 | 24 |
| PROGRAM BRANCHING | | | | |
| ACALL | addr11 | Absolute subroutine call | 2 | 24 |
| LCALL | addr16 | Long subroutine call | 3 | 24 |
| RET | | Return from subroutine | 1 | 24 |
| RETI | | Return from interrupt | 1 | 24 |
| AJMP | addr11 | Absolute jump | 2 | 24 |
| LJMP | addr16 | Long jump | 3 | 24 |
| SJMP | rel | Short jump (relative addr) | 2 | 24 |
| JMP | @A+DPTR | Jump indirect relative to the DPTR | 1 | 24 |
| JZ | rel | Jump if Accumulator is zero | 2 | 24 |
| JNZ | rel | Jump if Accumulator is not zero | 2 | 24 |
| CJNE | A,direct,rel | Compare direct byte to A _{CC} and jump if not equal | 3 | 24 |
| CJNE | A,#data,rel | Compare immediate to A _{CC} and jump if not equal | 3 | 24 |
| CJNE | RN,#data,rel | Compare immediate to register and jump if not equal | 3 | 24 |
| CJNE | @Ri,#data,rel | Compare immediate to indirect and jump if not equal | 3 | 24 |
| DJNZ | Rn,rel | Decrement register and jump if not zero | 2 | 24 |
| DJNZ | direct,rel | Decrement direct byte and jump if not zero | 3 | 24 |
| NOP | | No operation | 1 | 12 |

All mnemonics copyrighted © Intel Corporation 1980