มหาวิทยาลัยสงขลานครินทร์ คณะวิศวกรรมศาสตร์

การสอบปลายภาค ประจำภาคการศึกษาที่ 1 วันที่ 30 กันยายน 2547 วิชา 240-321 Assembly Language Techniques

ปีการศึกษา 2547 เวลา 1330-1630 ห้อง R300

ข้อสอบมีทั้งหมด 4 ข้อ ทุกข้อมีคะแนนเท่ากัน ให้ทำทุกข้อ ไม่อนุญาตให้นำเอกสารหรือเครื่องคำนวณ เข้าห้องสอบ

- 1. ในการทดลองหนึ่งใช้บอร์ด V3155 ควบคุมการ เปิดปิด LED จำนวน 8 ควง โดยมี Push Button Switch จำนวน 8 ตัว ต่อเข้ากับ Port 1 (P1) ของ ไมโครคอนโทรลเลอร์ และใช้ Port A ของ 8255 ต่อเข้ากับ LED จงตอบคำถามต่อไปนี้
 - 1. จงเขียน block diagram ของอุปกรณ์ที่ใช้ในการทดลองดังกล่าว
 - 2. วิธีการในการเข้าถึง (รับ/ส่ง ข้อมูล) อุปกรณ์ภายนอกทั้งสอง (Switch/LED) จากไมโครคอนโทรเลอร์แตกต่างกันอย่างไร จงอธิบาย
 - 3. ต้องการให้ใช้ Switch ข้างต้นแต่ละตัวสำหรับควบคุม LED แต่ละดวง โดยกดสวิทธ์ครั้งแรกทำให้ LED ติดกดช้ำอีกครั้งจะทำให้ LED ดับ จงเขียนโปรแกรม และ วาด flowchart ของโปรแกรมสำหรับทำงานดังกล่าว หมายเหตุ: Switch เป็นแบบ Push Button, 8255 อยู่ที่ตำแหน่ง 0x8000, กำหนดให้ Port ทั้ง 3 ของ 8255 เป็น output ทั้งหมด ใช้ค่า control เป็น 0x80

2. การใช้งานอินเทอรัพท์

- 1. ชนิดของอินเทอรัพท์ของไมโครคอนโทรลเลอร์ตระกูล MCS51 มีกี่ชนิด อะไรบ้าง แต่ละชนิดเกิดขึ้นได้อย่างไร?
- 2. ขั้นตอนของการเตรียมการ (initialize) เพื่อให้สามารถใช้งานอินเทอรัพท์ได้ มีอย่างไรบ้างจงอธิบาย
- 3. การจัดลำดับความสำคัญ (priority) ของการให้บริการอินเทอรัพท์เป็นอย่างไร สามารถเปลี่ยนแปลงได้อย่างไรบ้าง มีข้อจำกัดอย่างไรจงอธิบาย
- 4. จงเขียนโปรแกรมตัวอย่างเป็น Interrupt Service Routine สำหรับการให้บริการ External Interrupt 0 โดยไปเปลี่ยนค่าของ P1.0 ทุกครั้งที่มีอินเทอรัพท์เกิดขึ้น

3. การใช้งาน Timer/Counter

- 1. อธิบายข้อแตกต่างของการใช้งาน Timer/Counter ในลักษณะของ Timer และ Counter
- 2. หากต้องการใช้ Timer/Counter ของไมโครคอนโทรลเลอร์ตระกูล MCS51 สำหรับนับการเปลี่ยนแปลง สถานะของสัญญานชนิดนึง ค่าคามถี่สูงสุดของสัญญานนั้น ซึ่งไมโครคอนโทรลเลอร์สามารถนับได้อย่างถูกต้อง มีค่าเป็นเท่าไร ให้เหตุผลประกอบ
- 3. Timer/Counter เกี่ยวข้องกับ UART Device ของ MCS51 อย่างไร จงอธิบาย

4. การใช้งาน UART

- 1. จงอธิบายขั้นตอนการของการเตรียมการ (initialize) ก่อนการใช้งาน UART ว่าจะต้องทำอะไรบ้าง
- 2. จงเขียน subroutine สำหรับการอ่านและเขียนข้อมูล 1 byte ผ่าน UART ของ MCS51 อธิบายแต่ละคำสั่งใน subroutine ด้วยว่ามีเพื่ออะไร
- จงอธิบายว่าทำไมการรับส่งข้อมูลระหว่าง เครื่องคอมพิวเตอร์ซึ่งใช้มาตรฐาน RS232 กับไมโครคอนโทรเลอร์ตระกูล MCS
 แบบ UART จึงไม่สามารถใช้ความเร็วสูงสุดของคอมพิวเตอร์หรือไมโครคอนโทรลเลอร์ในการติดต่อได้

80C51 family programmer's guide and instruction set

PROGRAMMER'S GUIDE AND INSTRUCTION SET

Memory Organization

Program Memory

The 80C51 has separate address spaces for program and data memory. The Program memory can be up to 64k bytes long. The lower 4k can reside on-chip. Figure 1 shows a map of the 80C51 program memory.

The 80C51 can address up to 64k bytes of data memory to the chip. The MOVX instruction is used to access the external data memory.

The 80C51 has 128 bytes of on-chip RAM, plus a number of Special Function Registers (SFRs). The lower 128 bytes of RAM can be accessed either by direct addressing (MOV data addr) or by indirect addressing (MOV @Ri). Figure 2 shows the Data Memory organization.

Direct and Indirect Address Area

The 128 bytes of RAM which can be accessed by both direct and indirect addressing can be divided into three segments as listed below and shown in Figure 3.

 Register Banks 0-3: Locations 0 through 1FH (32 bytes). The device after reset defaults to register bank 0. To use the other register banks, the user must select them in software. Each register bank contains eight 1-byte registers 0 through 7. Reset initializes the stack pointer to location 07H, and it is incremented once to start from location 08H, which is the first register (R0) of the second register bank. Thus, in order to use more than one register bank, the SP should be initialized to a different location of the RAM where it is not used for data storage (i.e., the higher part of the RAM).

- 2. Bit Addressable Area: 16 bytes have been assigned for this segment, 20H-2FH. Each one of the 128 bits of this segment can be directly addressed (0-7FH). The bits can be referred to in two ways, both of which are acceptable by most assemblers. One way is to refer to their address (i.e., 0-7FH). The other way is with reference to bytes 20H to 2FH. Thus, bits 0-7 can also be referred to as bits 20.0-20.7, and bits 8-FH are the same as 21.0-21.7, and so on. Each of the 16 bytes in this segment can also be addressed as a byte.
- Scratch Pad Area: 30H through 7FH are available to the user as data RAM. However, if the stack pointer has been initialized to this area, enough bytes should be left aside to prevent SP data destruction.

Figure 2 shows the different segments of the on-chip RAM.




Figure 1. 80C51 Program Memory




Figure 2. 80C51 Data Memory




Figure 3. 128 Bytes of RAM Direct and Indirect Addressable

Table 1. 80C51 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT AE MSB	DRESS	SYMBO	L, OR AL	TERNAT	IVE POR	T FUNCT	TON LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00Н
DPTR	Data pointer (2 by- tes)										
DPH	Data pointer high	83H									00Н
DPL	Data pointer low	82H									00H
			AF	AE	AD	AC	AB	AA	A 9	A 8]
IE*	Interrupt enable	A8H	EA	_	_	ES	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	ВС	BB	BA	B9	B8	
IP*	Interrupt priority	B8H	_	_	_	PS	PT1	PX1	PT0	PX0	xx000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H			<u> </u>	-	-	<u> </u>	T2EX	T2	FFH
, ,		0011		l		<u> </u>	<u> </u>		IZEX	'-	1
			A7	A 6	A 5	A 4	АЗ	A 2	A 1	AO	
.P2*	Port 2	AOH	A15	A14	A13	A12	A11	A10	A 9	A8	FFH
					<u> </u>			·		<u> </u>	1
			B7	В6	B5	B4	В3	B2	B1	ВО	
P3*	Port 3	вон	RD	WR	T1	T0	INT1	INTO	TxD	Rxd	FFH
PCON1	Power control	87H	SMOD	-	-	-	GF1	GF0	PD	IDL	0xxxxxxxB
					*	·	•	•	•		1
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	OV	_	Р	00Н
SBUF	Serial data buffer	99H									xxxxxxxxxB
			9F	9E	9D	9C	9B	9 A	99	98	
SCON*	Serial controller	98H	SM0	SM1	SM2	REN	TB8	RB8	ΤI	RI	00H
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0]
TH0	Timer high 0	8CH									00Н
TH1	Timer high 1	8DH									00H
TLO	Timer low 0	8AH									00H
TL1	Timer low 1	8BH									00H
TMOD	Timer mode	89H	GATE	C/T	M1	Mo	GATE	C/T	M1	MO	00Н

3

NOTES:

^{*} Bit addressable
1. Bits GF1, GF0, PD, and IDL of the PCON register are not implemented on the NMOS 8051/8031.




Figure 4. SFR Memory Map

Those SFRs that have their bits assigned for various functions are listed in this section. A brief description of each bit is provided for quick reference. For more detailed information refer to the Architecture Chapter of this book.

PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE.

CY	AC	Fo	RS1	RS0	OV	_	Р		
CY	PSW.7	Carr	y Flag.						
AC	PSW.6	Auxi	Auxiliary Carry Flag.						
F0	PSW.5	Flag	0 availabl	e to the us	er for gene	ral purpose) .		
RS1	PSW.4	Regi	ster Bank	selector bi	t 1 (SEE N	OTE 1).			
RS0	PSW.3	Regi	ster Bank	selector bi	t 0 (SEE N	OTE 1).			
OV	PSW.2	Ove	flow Flag.						
-	PSW.1	Usat	ole as a ge	neral purp	ose flag.				
Р	PSW.0		y flag. Set/ accumulato	•	hardware	each instru	ction cycle		

NOTE:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	RS0	REGISTER BANK	ADDRESS
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH

PCON: POWER CONTROL REGISTER. NOT BIT ADDRESSABLE.

SMOD	_	_	_	GF1	GF0	PD	IDL	

SMOD Double baud rate bit. If Timer 1 is used to generate baud rate and SMOD = 1, the baud rate is doubled when the Serial Port is used in modes 1, 2, or 3.

- Not implemented, reserved for future use.*
- Not implemented reserved for future use.*
- Not implemented reserved for future use.*
- GF1 General purpose flag bit.
- GF0 General purpose flag bit.
- PD Power Down Bit. Setting this bit activates Power Down operation in the 80C51. (Available only in CMOS.)
- IDL Idle mode bit. Setting this bit activates Idle Mode operation in the 80C51. (Available only in CMOS.)

If 1s are written to PD and IDL at the same time, PD takes precedence.

^{*} User software should not write 1s to reserved bits. These bits may be used in future 8051 products to invoke new features.

80C51 family programmer's guide and instruction set

INTERRUPTS:

To use any of the interrupts in the 80C51 Family, the following three steps must be taken.

- 1. Set the EA (enable all) bit in the IE register to 1.
- 2. Set the corresponding individual interrupt enable bit in the IE register to 1.
- 3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below.

INTERRUPT SOURCE	VECTOR ADDRESS
IEO	0003H
TFO	000BH
IE1	0013H
TF1	001BH
RI & TI	0023H

In addition, for external interrupts, pins INT0 and INT1 (P3.2 and P3.3) must be set to 1, and depending on whether the interrupt is to be level or transition activated, bits IT0 or IT1 in the TCON register may need to be set to 1.

ITx = 0 level activated

ITx = 1 transition activated

IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.

EA	_	-	ES	ET1	EX1	ET0	EX0				
EA	IE.7		Disables all interrupts. If $EA = 0$, no interrupt will be acknowledged. If $EA = 1$, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.								
	IE.6	Not i	Not implemented, reserved for future use.*								
	IE.5	Not i	Not implemented, reserved for future use.*								
ES	IE.4	Enal	ole or disat	ole the seri	al port inte	errupt.					
ET1	IE.3	Enat	ole or disab	ole the Tim	er 1 overfl	ow interrup	ot.				
EX1	IE.2	Enat	Enable or disable External Interrupt 1.								
ET0	IE.1	Enab	Enable or disable the Timer 0 overflow interrupt.								
EX0	IE.0	Enab	ole or disab	ole Externa	l Interrupt	0.					

^{*} User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features.

ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS:

In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1.

Remember that while an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt.

PRIORITY WITHIN LEVEL:

Priority within level is only to resolve simultaneous requests of the same priority level.

From high to low, interrupt sources are listed below:

IE0

TF0

IE1

TF1

RI or TI

IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt has a lower priority and if the bit is 1 the corresponding interrupt has a higher priority.

_	_		PS	PT1	PX1	PT0	PX0			
_	IP.7	Not i	Not implemented, reserved for future use.*							
-	IP.6	Not i	mplement	ed, reserve	ed for future	use.*				
_	IP.5	Not i	mplement	ed, reserve	ed for future	use.*				
PS	IP.4	Defir	nes the Se	rial Port int	errupt prio	rity level.				
PT1	IP.3	Defir	nes the Tin	ner 1 interr	upt priority	level.				
PX1	IP.2	Defir	nes Extern	al Interrupt	1 priority	evel.				
PT0	IP.1	Defines the Timer 0 interrupt priority level.								
PX0	IP.0	Defir	nes the Ex	ternal Inter	rupt 0 prior	ity l ev el.				


^{*} User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features.

7

TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE.

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0			
TF1	TCON.7 Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware processor vectors to the interrupt service routine.									
TR1	TCON.6	Time	er 1 run co	ntrol bit. Se	et/cleared l	by software	to turn Tir	mer/Counter 1 ON/OFF.		
TF0	TCON.5		Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine.							
TR0	TCON.4	Time	er 0 run coi	ntrol bit. Se	et/cleared i	by software	to turn Tir	mer/Counter 0 ON/OFF.		
IE1	TCON.3		rnal Interru ware wher		•	•	when Ext	ernal Interrupt edge is detected. Cleared by		
IT1	TCON.2		rupt 1 type rupt.	control bit	. Set/clear	ed by softw	are to spe	cify falling edge/low level triggered External		
IE0	TCON.1		rnal Interru ware wher		•	•	when Ext	ernal Interrupt edge detected. Cleared by		
ITO	TCON.0		rupt 0 type rupt.	control bi	t. Set/clear	red by softv	vare to spe	ecify falling edge/low level triggered External		

TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE.



GATE When TRx (in TCON) is set and GATE = 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control).

When GATE = 0, TIMER/COUNTERx will run only while TRx = 1 (software control).

C/T Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation

(input from Tx input pin).

M1 Mode selector bit. (NOTE 1)

M0 Mode selector bit. (NOTE 1)

NOTE 1:

M1	MO	Operating Mode	
0	0	0 13-bit Timer (8048 compatible)	
0	1	1 16-bit Timer/Counter	
1	0	2 8-bit Auto-Reload Timer/Counter	
1	1	3 (Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standart Timer 0 control bits. TH0 is an8-bit Timer and is controlled by Timer 1 control bits.	
1	1	3 (Timer 1) Timer/Counter 1 stopped.	

80C51 family programmer's guide and instruction set

TIMER SET-UP

Tables 2 through 5 give some values for TMOD which can be used to set up Timer 0 in different modes.

It is assumed that only one timer is being used at a time. If it is desired to run Timers 0 and 1 simultaneously, in any mode, the value in TMOD for Timer 0 must be ORed with the value shown for Timer 1 (Tables 5 and 6).

For example, if it is desired to run Timer 0 in mode 1 GATE (external control), and Timer 1 in mode 2 COUNTER, then the value that must be loaded into TMOD is 69H (09H from Table 2 ORed with 60H from Table 5).

Moreover, it is assumed that the user, at this point, is not ready to turn the timers on and will do that at a different point in the program by setting bit TRx (in TCON) to 1.

TIMER/COUNTER 0

Table 2. As a Timer:

		TMOD				
MODE	TIMER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)			
0	13-bit Timer	00H	08H			
1	16-bit Timer	01H	09H			
2	8-bit Auto-Reload	02H	0AH			
3	Two 8-bit Timers	03H	OBH			

Table 3. As a Counter:

		TMOD				
MODE	COUNTER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)			
0	13-bit Timer	04H	0CH			
1	16-bit Timer	05H	0DH			
2	8-bit Auto-Reload	06H	0EH			
3	One 8-bit Counter	07H	0FH			

9

NOTES:

1. The timer is turned ON/OFF by setting/clearing bit TR0 in the software.

^{2.} The Timer is turned ON/OFF by the 1-to-0 transition on INT0 (P3.2) when TR0 = 1 (hardware control).

TIMER/COUNTER 1

Table 4. As a Timer:

		TMOD				
MODE	TIMER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)			
0	13-bit Timer	00H	80H			
1	16-bit Timer	10H	90H			
2	8-bit Auto-Reload	20H	АОН			
3	Does not run	30H	ВОН			

Table 5. As a Counter:

		TMOD		
MODE	COUNTER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)	
0	13-bit Timer	40H	C0H	
1	16-bit Timer	50H	D0H	
2	8-bit Auto-Reload	60H	E0H	
3	Not available		-	

NOTES:

1. The timer is turned ON/OFF by setting/clearing bit TR1 in the software.

2. The Timer is turned ON/OFF by the 1-to-0 transition on INT1 (P3.2) when TR1 = 1 (hardware control).

SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE.

SMO	SM1	SM2	REN	TB8	RB8	TI	RI]
SM0	SCON.7	Seria	al Port mod	le specifie	r. (NOTE 1)		
SM1	SCON.6	Seria	al Port mod	le specifie	r. (NOTE 1)		
SM2	SCON.5	RI w	ill not be a	ctivated if t	he receive	d 9th data	bit (RB8)	des 2 & 3. In mode 2 or 3, if SM2 is set to 1 then is 0. In mode 1, if $SM2 = 1$ then RI will not be $SM2$ should be 0. (See Table 6.)
REN	SCON.4	Set/0	Cleared by	software t	o Enable/D	isable rec	eption.	
TB8	SCON.3	The	9th bit that	will be tra	nsmitted in	modes 2	& 3. Set/C	leared by software.
RB8	SCON.2		odes 2 & 3, ived. In mo	•			ived. In m	ode 1, if SM2 = 0, RB8 is the stop bit that was
TI	SCON.1		smit intern bit in the c		-			oth bit time in mode 0, or at the beginning of the
RI	SCON.0				,			8th bit time in mode 0, or halfway through the be cleared by software.

NOTE 1:

SM0	SM1	Mode	Description	Baud Rate	
0	0	0	Shift Register	F _{OSC.} /12	•
0	1	1	8-bit UART	Variable	
1	0	∙2	9-bit UART	F _{OSC.} /64 or F _{OSC.} /32	
1	1	3	9-bit UART	Variable	

SERIAL PORT SET-UP:

Table 6.

MODE	SCON	SM2 VARIATION		
0 1 2 3	10H 50H 90H D0H	Single Processor Environment (SM2 = 0)		
0 1 2 3	NA 70H B0H F0H	Multiprocessor Environment (SM2 = 1)		

GENERATING BAUD RATES

Serial Port in Mode 0:

Mode 0 has a fixed baud rate which is 1/12 of the oscillator frequency. To run the serial port in this mode none of the Timer/Counters need to be set up. Only the SCON register needs to be defined.

Baud Rate =
$$\frac{\text{Osc Freq}}{12}$$

Serial Port in Mode 1:

Mode 1 has a variable baud rate. The baud rate is generated by Timer 1.

USING TIMER/COUNTER 1 TO GENERATE BAUD RATES:

For this purpose, Timer 1 is used in mode 2 (Auto-Reload). Refer to Timer Setup section of this chapter.

Baud Rate =
$$\frac{K \times Osc Freq}{32 \times 12 \times [256 - (TH1)]}$$

If SMOD = 0, then K = 1.

If SMOD = 1, then K = 2 (SMOD is in the PCON register).

Most of the time the user knows the baud rate and needs to know the reload value for TH1.

TH1 =
$$256 - \frac{K \times Osc Freq}{384 \times baud rate}$$

TH1 must be an integer value. Rounding off TH1 to the nearest integer may not produce the desired baud rate. In this case, the user may have to choose another crystal frequency.

Since the PCON register is not bit addressable, one way to set the bit is logical ORing the PCON register (i.e., ORL PCON,#80H). The address of PCON is 87H.

SERIAL PORT IN MODE 2:

The baud rate is fixed in this mode and is 1/32 or 1/64 of the oscillator frequency, depending on the value of the SMOD bit in the PCON register.

In this mode none of the Timers are used and the clock comes from the internal phase 2 clock.

SMOD = 1, Baud Rate = 1/32 Osc Freq.

SMOD = 0, Baud Rate = 1/64 Osc Freq.

To set the SMOD bit: ORL PCON,#80H. The address of PCON is 87H.

SERIAL PORT IN MODE 3:

The baud rate in mode 3 is variable and sets up exactly the same as in mode 1.

80C51 FAMILY INSTRUCTION SET

Table 7. 80C51 Instruction Set Summary

	Interrupt Respon	nse Ti	me: R	efer to	Hardware Descr	iption (Chapter.	
	Inst	ructic	ns th	at Aff	ect Flag Settings	(1)		
	Instruction		Flag		Instruction		Flag	
	ADD ADDC SUBB MUL DIV DA RRC RLC SETB C	C X X X 0 0 X X X 1	OV X X X X	AC X X X	CLR C CPL C ANL C,bit ANL C,/bit ORL C,bit ORL C,/bit MOV C,bit CJNE	C 0 X X X X X X X	OV AC	
⁾ Note that opera Rn		n instr	ructio	n set	and addressing		•	o affect flag settings.
direct	Register R7-R0 of the currently se 8-bit internal data location's addre control register, status register, et	ess. Th	his co	uld be		RAM lo	cation (0-127) or a	SFR [i.e., I/O port,
@Ri	8-bit internal data RAM location (•		-	indirectly through	registe	er B1 or B0	
	8-bit constant included in the insti			00004	manoody anough	rogiote	, 111 31 110.	
#data								
#data #data 16		tructio	on					
	16-bit constant included in the ins 16-bit destination address. Used Memory address space.		•	nd LJI	MP. A branch can	be any	where within the 64	k-byte Program
#data 16	16-bit constant included in the ins	by LC	ALL a ALL a	nd AJ	MP. The branch v			-
#data 16 addr 16	16-bit constant included in the ins 16-bit destination address. Used Memory address space. 11-bit destination address. Used I	by LC, by AC, of the	· ALL a ALL a follow	nd AJ ving ir Jsed l	MP. The branch wastruction.	vill be w	ithin the same 2k-b	yte page of

	MNEMONIC	DESCRIPTION	BYTE	OSCILLATOR PERIOD
ARITHME	TIC OPERATIONS			
ADD	A,Rn	Add register to Accumulator	1	12
ADD	A,direct	Add direct byte to Accumulator	2	12
ADD	A, @ Ri	Add indirect RAM to Accumulator	1	12
ADD	A,#data	Add immediate data to Accumulator	2	12
ADDC	A,Rn	Add register to Accumulator with carry	1	12
ADDC	A,direct	Add direct byte to Accumulator with carry	2	12
ADDC	A,@Ri	Add indirect RAM to Accumulator with carry	1	12
ADDC	A,#data	Add immediate data to A _{CC} with carry	2	12
SUBB	A ,Rn	Subtract Register from A _{CC} with borrow	1	12
SUBB	A,direct	Subtract direct byte from A _{CC} with borrow	2	12
SUBB	A,@Ri	Subtract indirect RAM from A _{CC} with borrow	1	12
SUBB	A,#data	Subtract immediate data from A _{CC} with borrow	2	12
INC	Α	Increment Accumulator	1	12
INC	Rn	Increment register	1	12

All mnemonics copyrighted © Intel Corporation 1980

Table 7. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	BYTE	OSCILLATOR PERIOD
ARITHME	TIC OPERATIONS (Cor	ntinued)		
INC	direct	Increment direct byte	2	12
INC	@Ri	Increment indirect RAM	1	12
DEC	Α	Decrement Accumulator	1	12
DEC	Rn	Decrement Register	1	. 12
DEC	direct	Decrement direct byte	2	12
DEC	@Ri	Decrement indirect RAM	1	12
INC	DPTR	Increment Data Pointer	1	24
MUL	AB	Multiply A and B	1	48
DIV	AB	Divide A by B	1	48
DA	Α	Decimal Adjust Accumulator	1	12
OGICAL	OPERATIONS			
ANL	A,Rn	AND Register to Accumulator	1	12
ANL	A,direct	AND direct byte to Accumulator	2	12
ANL	A,@Ri	AND indirect RAM to Accumulator	1	12
ANL	A,#data	AND immediate data to Accumulator	2	12
ANL	direct,A	AND Accumulator to direct byte	2	12
ANL	direct,#data	AND immediate data to direct byte	3	24
ORL	A,Rn	OR register to Accumulator	1	12
ORL	A,direct	OR direct byte to Accumulator	2	12
ORL	A,@Ri	OR indirect RAM to Accumulator	1	12
ORL	A,#data	OR immediate data to Accumulator	2	12
ORL	direct,A	OR Accumulator to direct byte	2	12
ORL.	direct,#data	OR immediate data to direct byte	3	24
XRL	A,Rn	Exclusive-CP: register to Accumulator	1	12
XRL	A,direct	Exclusive-OR direct byte to Accumulator	2	12
XRL	A,@Ri	Exclusive-OR indirect RAM to Accumulator	1	12
XRL	A,#data	Exclusive-OR immediate data to Accumulator	2	12
XRL	direct,A	Exclusive-OR Accumulator to direct byte	2	12
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	24
CLR	Α	Clear Accumulator	1	12
CPL	Α	Complement Accumulator	1	12
RL	Α	Rotate Accumulator left	1	12
RLC	Α	Rotate Accumulator left through the carry	1	12
RR	Α	Rotate Accumulator right	1	12
RRC	Α	Rotate Accumulator right through the carry	1	12
SWAP	Α	Swap nibbles within the Accumulator	1	12
DATA TRA	ANSFER	·		
MOV	A,Rn	Move register to Accumulator	1	12
MOV	A,direct	Move direct byte to Accumulator	2	12
MOV	A,@Ri	Move indirect RAM to Accumulator	_ 1	12

All mnemonics copyrighted © Intel Corporation 1980

Table 7. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	вуте	OSCILLATOR PERIOD
DATA TRA	NSFER (Continued)			
MOV	A,#data	Move immediate data to Accumulator	2	12
MOV	Rn,A	Move Accumulator to register	1	12
MOV	Rn,direct	Move direct byte to register	2	24
MOV	Riv,#data	Move immediate data to register	2	12
MOV	direct,A	Move Accumulator to direct byte	2	12
MOV	direct,Rn	Move register to direct byte	2	24
MOV	direct,direct	Move direct byte to direct	3	24
MOV	direct,@Ri	Move indirect RAM to direct byte	2	24
MOV	direct,#data	Move immediate data to direct byte	3	24
MOV	@Ri,A	Move Accumulator to indirect RAM	1	12
MOV	@Ri,direct	Move direct byte to indirect RAM	2	24
MOV	@Ri,#data	Move immediate data to indirect RAM	2	12
MOV	DPTR,#data16	Load Data Pointer with a 16-bit constant	3	24
MOVC	A,@A+DPTR	Move Code byte relative to DPTR to A _{CC}	1	24
MOVC	A,@A+PC	Move Code byte relative to PC to A _{CC}	1	24
MOVX	A,@Ri	Move external RAM (8-bit addr) to A _{CC}	1	24
MOVX	A,@DPTR	Move external RAM (16-bit addr) to A _{CC}	1	24
MOVX	A,@Ri,A	Move A _{CC} to external RAM (8-bit addr)	• 1	24
MOVX	@DPTR,A	Move A _{CC} to external RAM (16-bit addr)	1	24
PUSH	direct	Push direct byte onto stack	2	24
POP	direct	Pop direct byte from stack	2	24
XCH	A ,Rn	Exchange register with Accumulator	1	12
XCH	A,direct	Exchange direct byte with Accumulator	2	12
XCH	A,@Ri	Exchange indirect RAM with Accumulator	1	12
XCHD	A,@Ri	Exchange low-order digit indirect RAM with ACC	1	12
BOOLEAN	VARIABLE MANIPULA	TION		
CLR	С	Clear carry	1	12
CLR	bit	Clear direct bit	2	12
SETB	С	Set carry	1	12
SETB	bit	Set direct bit	2	12
CPL	С	Complement carry	1	12
CPL	bit	Complement direct bit	2	12
ANL	C,bit	AND direct bit to carry	2	24
ANL	C,/bit	AND complement of direct bit to carry	2	24
ORL	C,bit	OR direct bit to carry	2	24
ORL	C,/bit	OR complement of direct bit to carry	2	24
MOV	C,bit	Move direct bit to carry	2	12
MOV	bit,C	Move carry to direct bit	2	24
JC	rel	Jump if carry is set	2	24
JNC	rel	Jump if carry not set	2	24

All mnemonics copyrighted © Intel Corporation 1980

Table 7. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	ВҮТЕ	OSCILLATOR PERIOD
BOOLEAN	VARIABLE MANIPULA	ATION (Continued)		,
JB	rel	Jump if direct bit is set	3	24
JNB	rel	Jump if direct bit is not set	3	24
JBC	bit,rel	Jump if direct bit is set and clear bit	3	24
PROGRAM	BRANCHING		•	
ACALL	addr11	Absolute subroutine call	2	24
LCALL	addr16	Long subroutine call	3	24
RET		Return from subroutine	1	24
RETI		Return from interrupt	1	24
AJMP	addr11	Absolute jump	2	24
LJMP	addr16	Long jump	3	24
SJMP	rel	Short jump (relative addr)	2	24
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	24
JZ	rel	Jump if Accumulator is zero	2	24
JNZ	rel	Jump if Accumulator is not zero	2	24
CJNE	A,direct,rel	Compare direct byte to A _{CC} and jump if not equal	3	24
CJNE	A,#data,rel	Compare immediate to A _{CC} and jump if not equal	3	24
CJNE	RN,#data,rel	Compare immediate to register and jump if not equal	3	24
CJNE	@Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	24
DJNZ	Rn,rel	Decrement register and jump if not zero	2	24
DJNZ	direct,rel	Decrement direct byte and jump if not zero	3	24
NOP		No operation	1	12

All mnemonics copyrighted © Intel Corporation 1980