



1. จงตอบคำถามต่อไปนี้ (4 คะแนน)

1.1) วงจร Half Adder และ Full Adder ต่างกันอย่างไร

ตอบ \_\_\_\_\_

---

1.2) การสร้างวงจรรวมเลขแบบ Ripple(Asynchronous) Carry มีหลักการต่อวงจรเพิ่มจำนวนบิตอย่างไร

ตอบ \_\_\_\_\_

---

1.3) หากต้องการส่งข้อมูลดิจิทัล 4 ชุด คือ  $I_0$  ,  $I_1$  ,  $I_2$  และ  $I_3$  โดยใช้สายส่งเพียงเส้นเดียว ต้องนำไอซีชนิดใดมาช่วยในการออกแบบ

ตอบ \_\_\_\_\_


---

1.4) หากต้องการนำข้อมูลเลขฐาน 2 ขนาด 4 บิต ส่งออก 7 Segment ให้แสดงเลข 0-9 ต้องนำไอซีชนิดใดมาช่วยในการออกแบบ

ตอบ \_\_\_\_\_

---

2. นำไอซี 74150 มาต่อวงจรดังรูปที่ 2.1 จงตอบคำถามต่อไปนี้ (ดูข้อมูลเพิ่มเติมจาก Appendix)




รูปที่ 2.1

2.1) กำหนดให้อินพุต B, C, D มีสัญญาณป้อนเข้าดังรูปที่ 2.2 จงวาดรูปสัญญาณเอาต์พุต W

(5 คะแนน)

ตอบ



รูปที่ 2.2



2.2) จากรูปวงจร 2.1 จงเขียนสมการลอจิก แสดงความสัมพันธ์ระหว่างเอาต์พุต W กับอินพุต A,B,C,D  
(3 คะแนน)

ตอบ \_\_\_\_\_  
\_\_\_\_\_

3. จากไอซี 74LS139 Dual 2-to-4 Line Decoder/Demultiplexer จงตอบคำถามต่อไปนี้

3.1) จงนำไอซี 74LS139 มาสร้างวงจร 4-to-16 Line Decoder พร้อมทั้งระบุขาอินพุต และขาเอาต์พุต  
O0-O15 ให้ครบถ้วน (ดูข้อมูลเพิ่มเติมจาก Appendix) (5 คะแนน)

ตอบ \_\_\_\_\_  
\_\_\_\_\_





5. กำหนดให้วงจรมีขึ้น/ลง มีค่าดังตารางความจริงด้านล่างนี้ จงตอบคำถามต่อไปนี้

ขึ้น/ลง	Present State			Next State			FF2	FF1	FF0
	Q2	Q1	Q0	Q2	Q1	Q0	D2	D1	D0
0	0	0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	1	0	0
0	0	1	0	X	X	X	X	X	X
0	0	1	1	X	X	X	X	X	X
0	1	0	0	1	0	1	1	0	1
0	1	0	1	1	1	1	1	1	1
0	1	1	0	X	X	X	X	X	X
0	1	1	1	0	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1
1	0	0	1	0	0	0	0	0	0
1	0	1	0	X	X	X	X	X	X
1	0	1	1	X	X	X	X	X	X
1	1	0	0	0	0	1	0	0	1
1	1	0	1	1	0	0	1	0	0
1	1	1	0	X	X	X	X	X	X
1	1	1	1	1	0	1	1	0	1

5.1) จงเขียน State Diagram ของวงจรมีขึ้น

(2 คะแนน)

ตอบ \_\_\_\_\_

5.2) จงหาสมการลอจิกของวงจรมัลติเพลกซ์และลดรูปสมการให้เหลือน้อยที่สุด (6 คะแนน)

ตอบ \_\_\_\_\_




5.3) กำหนดให้ฟลิปฟล็อปมีค่าความหน่วงการแพร่กระจาย  $t_{PHL}$  เท่ากับ 10 ns. และ  $t_{PLH}$  เท่ากับ 15 ns.

จงหาค่าความถี่สูงสุดที่สามารถป้อนให้กับวงจรได้ (2 คะแนน)

ตอบ \_\_\_\_\_




\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

5.4) จงวาดรูปวงจรลอจิก โดยใช้ D Flipflop

(5 คะแนน)







6. จากวงจรรูปที่ 6.1 ตอบคำถามต่อไปนี้

6.1) จงเขียน Timing Diagram ของวงจรรูปที่ 6.1

(18 คะแนน)



ตอบ \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

6.2) จากวงจรรูปที่ 6.1 และ Timing diagram ข้อ 6.1 ทำหน้าที่เหมือนวงจรนับชนิดใด (2 คะแนน)

ตอบ \_\_\_\_\_


\_\_\_\_\_

\_\_\_\_\_


7. จงออกแบบ decade ripple (Asynchronous) counter โดยใช้ IC 74LS290 โดยให้มี duty cycle 50% (ดูข้อมูลเพิ่มเติมได้จาก Appendix) (8 คะแนน)

ตอบ

---



8. จากวงจรรูปที่ 8.1 ตอบคำถามต่อไปนี้



8.1) วงจรรูปที่ 8.1 เป็นวงจรอะไร (2 คะแนน)

ตอบ \_\_\_\_\_

8.2) ถ้าป้อนความถี่ 180 กิโลเฮิร์ต ที่เอาต์พุต C มีความถี่เท่าไร (2 คะแนน)

ตอบ \_\_\_\_\_


8.3) duty cycle มีค่าเท่าไร (2 คะแนน)

ตอบ \_\_\_\_\_

9. จงออกแบบวงจรหาร 8 โดยใช้ D-Flip-Flop (6 คะแนน)

ตอบ \_\_\_\_\_

APPENDIX



June 1989

**54LS138/DM54LS138/DM74LS138,  
54LS139/DM54LS139/DM74LS139  
Decoders/Demultiplexers**

**General Description**

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The LS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The LS139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.


All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance

Schottky diodes to suppress line-ringing and simplify system design.

**Features**


- Designed specifically for high speed:
  - Memory decoders
  - Data transmission systems
- LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception
- LS139 contains two fully independent 2-to-4-line decoders/demultiplexers
- Schottky clamped for high performance
- Typical propagation delay (3 levels of logic)
  - LS138 21 ns
  - LS139 21 ns
- Typical power dissipation
  - LS138 32 mW
  - LS139 34 mW
- Alternate Military/Aerospace devices (54LS138, 54LS139) are available. Contact a National Semiconductor Sales Office/Distributor for specifications.

**Connection Diagrams**



TL/F/6391-1

Order Number 54LS138DMQB, 54LS138FMQB,  
54LS138LMQB, DM54LS138J, DM54LS138W,  
DM74LS138M or DM74LS138N  
See NS Package Number E20A, J16A,  
M16A, N16E or W16A



TL/F/6391-2

Order Number 54LS139DMQB, 54LS139FMQB,  
54LS139LMQB, DM54LS139J, DM54LS139W,  
DM74LS139M or DM74LS139N  
See NS Package Number E20A, J16A,  
M16A, N16E or W16A

### 'LS139 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
$V_i$	Input Clamp Voltage	$V_{CC} = \text{Min}, I_i = -18 \text{ mA}$			-1.5	V
$V_{OH}$	High Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{iL} = \text{Max}, V_{iH} = \text{Min}$	DM54	2.5	3.4	
			DM74	2.7	3.4	
$V_{OL}$	Low Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{iL} = \text{Max}, V_{iH} = \text{Min}$	DM54		0.25	0.4
			DM74		0.35	0.5
			DM74		0.25	0.4
$I_i$	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}, V_i = 7V$			0.1	mA
$I_{iH}$	High Level Input Current	$V_{CC} = \text{Max}, V_i = 2.7V$			20	$\mu\text{A}$
$I_{iL}$	Low Level Input Current	$V_{CC} = \text{Max}, V_i = 0.4V$			-0.36	mA
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 2)	DM54	-20		-100
			DM74	-20		-100
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$ (Note 3)		6.8	11	mA

Note 1: All typicals are at  $V_{CC} = 5V, T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs enabled and open.

### 'LS139 Switching Characteristics

at  $V_{CC} = 5V$  and  $T_A = 25^\circ\text{C}$  (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 2 \text{ k}\Omega$				Units
			$C_L = 15 \text{ pF}$		$C_L = 50 \text{ pF}$		
			Min	Max	Min	Max	
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Select to Output		18		27	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Select to Output		27		40	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Enable to Output		18		27	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Enable to Output		24		40	ns

### Function Tables

LS138

Inputs			Outputs									
Enable		Select										
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	L	L	H	H	H
H	L	H	L	H	H	H	H	H	L	L	H	H
H	L	H	H	L	H	H	H	H	H	L	L	H
H	L	H	H	H	H	H	H	H	H	L	L	L

\* G2 = G2A + G2B

H = High Level, L = Low Level, X = Don't Care

LS139

Inputs			Outputs			
Enable		Select				
G	B	A	Y0	Y1	Y2	Y3
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

H = High Level, L = Low Level, X = Don't Care



September 1986  
Revised June 2001

# DM74150

## Data Selectors/Multiplexers

### General Description

These data selectors/multiplexers contain full on-chip decoding to select the desired data source. The DM74150 selects one-of-sixteen data sources. The DM74150 has a strobe input which must be at a LOW logic level to enable these devices. A HIGH level at the strobe forces the W output HIGH and the Y output (as applicable) LOW. The DM74150 features an inverted (W) output only.


### Features

- 150 selects one-of-sixteen data lines
- Performs parallel-to-serial conversion
- Permits multiplexing from N lines to one line
- Also for use as Boolean function generator
- Typical average propagation delay time, data input to W output: 11 ns
- Typical power dissipation: 200 mW

### Ordering Code:

Order Number	Package Number	Package Description
DM74150N	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide

### Connection Diagram



### Function Table

Inputs					Outputs
Select				Strobe	W
D	C	B	A	S	W
X	X	X	X	H	H
L	L	L	L	L	$\overline{E0}$
L	L	L	H	L	$\overline{E1}$
L	L	H	L	L	$\overline{E2}$
L	L	H	H	L	$\overline{E3}$
L	H	L	L	L	$\overline{E4}$
L	H	L	H	L	$\overline{E5}$
L	H	H	L	L	$\overline{E6}$
L	H	H	H	L	$\overline{E7}$
H	L	L	L	L	$\overline{E8}$
H	L	L	H	L	$\overline{E9}$
H	L	H	L	L	$\overline{E10}$
H	L	H	H	L	$\overline{E11}$
H	H	L	L	L	$\overline{E12}$
H	H	L	H	L	$\overline{E13}$
H	H	H	L	L	$\overline{E14}$
H	H	H	H	L	$\overline{E15}$


H = HIGH Level  
L = LOW Level  
X = Don't Care  
 $\overline{E0}, \overline{E1} \dots \overline{E15}$  = the complement of the level of the respective E input



## UNIVERSAL 4-BIT SHIFT REGISTER

The SN54/74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

- Typical Shift Right Frequency of 39 MHz
- Asynchronous Master Reset
- J, K Inputs to First Stage
- Fully Synchronous Serial or Parallel Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects



NOTE:  
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

### PIN NAMES

PE	Parallel Enable (Active LOW) Input
P0 - P3	Parallel Data Inputs
J	First Stage J (Active HIGH) Input
K	First Stage K (Active LOW) Input
CP	Clock (Active HIGH Going Edge) Input
MR	Master Reset (Active-LOW) Input
Q0 - Q3	Parallel Outputs (Note b)
Q3	Complementary Last Stage Output (Note b)

### LOADING (Note a)

	HIGH	LOW
PE	0.5 U.L.	0.25 U.L.
P0 - P3	0.5 U.L.	0.25 U.L.
J	0.5 U.L.	0.25 U.L.
K	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
MR	0.5 U.L.	0.25 U.L.
Q0 - Q3	10 U.L.	5 (2.5) U.L.
Q3	10 U.L.	5 (2.5) U.L.

### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.  
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

## SN54/74LS195A


### UNIVERSAL 4-BIT SHIFT REGISTER LOW POWER SCHOTTKY



### ORDERING INFORMATION


SN54LSXXXJ	Ceramic
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC

### LOGIC SYMBOL



**SN54/74LS195A**

**LOGIC DIAGRAM**



**FUNCTIONAL DESCRIPTION**

The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has two primary modes of operation, shift right ( $Q_0 \rightarrow Q_1$ ) and parallel load which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop  $Q_0$  via the J and K inputs and is shifted one bit in the direction  $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$  following each LOW to HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two

pins together. When the PE input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs  $P_0, P_1, P_2, P_3$  is transferred to the respective  $Q_0, Q_1, Q_2, Q_3$  outputs following the LOW to HIGH clock transition. Shift left operations ( $Q_3 \rightarrow Q_2$ ) can be achieved by tying the  $Q_n$  Outputs to the  $P_{n-1}$  inputs and holding the PE input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, K,  $P_n$  and PE inputs for logic operation — except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

**MODE SELECT — TRUTH TABLE**

OPERATING MODES	INPUTS					OUTPUTS				
	MR	PE	J	K	$P_n$	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_3$
Asynchronous Reset	L	X	X	X	X	L	L	L	L	H
Shift, Set First Stage	H	h	h	h	X	H	$q_0$	$q_1$	$q_2$	$q_2$
Shift, Reset First Stage	H	h	l	l	X	L	$q_0$	$q_1$	$q_2$	$q_2$
Shift, Toggle First Stage	H	h	h	l	X	$q_0$	$q_0$	$q_1$	$q_2$	$q_2$
Shift, Retain First Stage	H	h	l	h	X	$q_0$	$q_0$	$q_1$	$q_2$	$q_2$
Parallel Load	H	l	X	X	$p_n$	$p_0$	$p_1$	$p_2$	$p_3$	$p_3$


L = LOW voltage levels  
 H = HIGH voltage levels  
 X = Don't Care  
 l = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.  
 h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.  
 $p_n$  ( $q_n$ ) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

FAST AND LS TTL DATA  
 5-367

which are triggered by a first-to-LOW transition on the clock input. Each section can be used separately or tied together (Q to CP) to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).

- Corner Power Pin Versions of the LS90 and LS93
- Low Power Consumption . . . Typically 45 mW
- High Count Rates . . . Typically 42 MHz
- Choice of Counting Modes . . . BCD, Bi-Quinary, Binary
- Input Clamp Diodes Limit High Speed Termination Effects

**CONNECTION DIAGRAM DIP (TOP VIEW)**



NOTE:  
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

**LOW POWER SCHOTTKY**



**J SUFFIX**  
 CERAMIC  
 CASE 632-08



**N SUFFIX**  
 PLASTIC  
 CASE 646-06



**D SUFFIX**  
 SOIC






## DECADE COUNTER; 4-BIT BINARY COUNTER

The SN54/74LS290 and SN54/74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP) to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).

- Corner Power Pin Versions of the LS90 and LS93
- Low Power Consumption . . . Typically 45 mW
- High Count Rates . . . Typically 42 MHz
- Choice of Counting Modes . . . BCD, Bi-Quinary, Binary
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:  
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

**PIN NAMES**

CP <sub>0</sub>	Clock (Active LOW going edge) Input to +2 Section.
CP <sub>1</sub>	Clock (Active LOW going edge) Input to +5 Section (LS290).
CP <sub>1</sub>	Clock (Active LOW going edge) Input to +8 Section (LS293).
MR <sub>1</sub> , MR <sub>2</sub>	Master Reset (Clear) Inputs
MS <sub>1</sub> , MS <sub>2</sub>	Master Set (Preset-9, LS290) Inputs
Q <sub>0</sub>	Output from +2 Section (Notes b & c)
Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub>	Outputs from +5 & +8 Sections (Note b)

**NOTES:**

- a) 1-TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.  
 b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.  
 c) The Q<sub>0</sub> Outputs are guaranteed to drive the full fan-out plus the CP<sub>1</sub> Input of the device.

**SN54/74LS290  
SN54/74LS293**

**DECADE COUNTER;  
4-BIT BINARY COUNTER**  
LOW POWER SCHOTTKY



**J SUFFIX  
CERAMIC  
CASE 632-08**



**N SUFFIX  
PLASTIC  
CASE 645-06**



**D SUFFIX  
SOIC  
CASE 751A-02**

**ORDERING INFORMATION**


SN54LSXXXJ	Ceramic
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC

**LOADING (Note a)**


	HIGH	LOW
CP <sub>0</sub>	0.05 U.L.	1.5 U.L.
CP <sub>1</sub>	0.05 U.L.	2.0 U.L.
CP <sub>1</sub>	0.05 U.L.	1.0 U.L.
MR <sub>1</sub> , MR <sub>2</sub>	0.5 U.L.	0.25 U.L.
MS <sub>1</sub> , MS <sub>2</sub>	0.5 U.L.	0.25 U.L.
Q <sub>0</sub>	10 U.L.	5 (2.5) U.L.
Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub>	10 U.L.	5 (2.5) U.L.

**SN54/74LS290 • SN54/74LS293**

**LOGIC SYMBOL**



**LOGIC DIAGRAMS**



**SN54/74LS290 • SN54/74LS293**

**FUNCTIONAL DESCRIPTION**

The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q<sub>0</sub> output of each device is designed and specified to drive the rated fan-out plus the CP<sub>1</sub> input of the device.

A gated AND asynchronous Master Reset (MR<sub>1</sub> · MR<sub>2</sub>) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS<sub>1</sub> · MS<sub>2</sub>) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

**LS290**

A. BCD Decade (8421) Counter — the CP<sub>1</sub> input must be

externally connected to the Q<sub>0</sub> output. The CP<sub>0</sub> input receives the incoming count and a BCD count sequence is produced.

B. Symmetrical Bi-quinary Divide-By-Ten Counter — The Q<sub>3</sub> output must be externally connected to the CP<sub>0</sub> input. The input count is then applied to the CP<sub>1</sub> input and a divide-by-ten square wave is obtained at output Q<sub>0</sub>.

C. Divide-By-Two and Divide-By-Five Counter — No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (CP<sub>0</sub> as the input and Q<sub>0</sub> as the output). The CP<sub>1</sub> input is used to obtain binary divide-by-five operation at the Q<sub>3</sub> output.

**LS293**

A. 4-Bit Ripple Counter — The output Q<sub>0</sub> must be externally connected to input CP<sub>1</sub>. The input count pulses are applied to input CP<sub>0</sub>. Simultaneous division of 2, 4, 8, and 16 are performed at the Q<sub>0</sub>, Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub> outputs as shown in the truth table.

B. 3-Bit Ripple Counter — The input count pulses are applied to input CP<sub>1</sub>. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub> outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

**LS290 MODE SELECTION**

RESET/SET INPUTS				OUTPUTS			
MR <sub>1</sub>	MR <sub>2</sub>	MS <sub>1</sub>	MS <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
L	X	L	X	Count			
X	L	X	L	Count			
L	X	X	L	Count			
X	L	L	X	Count			

**LS293 MODE SELECTION**

RESET INPUTS		OUTPUTS			
MR <sub>1</sub>	MR <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
H	H	L	L	L	L
L	H	Count			
H	L	Count			
L	L	Count			

**LS290 BCD COUNT SEQUENCE**

COUNT	OUTPUT			
	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

NOTE: Output Q<sub>0</sub> is connected to Input CP<sub>1</sub> for BCD count.

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care

**TRUTH TABLE**

COUNT	OUTPUT			
	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

Note: Output Q<sub>0</sub> connected to input CP<sub>1</sub>.