

# มหาวิทยาลัยวลัยลักษณ์

## คณะวิศวกรรมศาสตร์



---

สอบกลางภาค: ภาคการศึกษาที่ 1

ปีการศึกษา: 2552

วันที่สอบ: 6 สิงหาคม 2553

เวลาสอบ: (2 ชั่วโมง)

รหัสวิชา: 241-462

ห้องสอบ: R200

ชื่อวิชา: Broadband Integrated Networks

อาจารย์ผู้สอน: อ.สินชัย กมลวิวงศ์

---

อ่านรายละเอียดของข้อสอบ และคำสั่งให้เข้าใจก่อนเริ่มทำข้อสอบ

ไม่อนุญาต : - หนังสือและสมุดโน้ต

- เครื่องคิดเลข

อนุญาต : - เครื่องเขียนต่างๆ เช่น ปากกา หรือดินสอ

เวลา : 2 ชั่วโมง (120 นาที)

รายละเอียดของข้อสอบ : ข้อสอบมีทั้งหมด 12 หน้า (รวมปก)

คำสั่ง :

- ข้อสอบมีทั้งหมด 10 ข้อ ให้ทำทุกข้อ
- คำตอบทั้งหมดจะต้องเขียนลงในสมุดคำตอบ
- คำตอบส่วนใดอ่านไม่ออก จะไม่ตรวจคำตอบนั้น

-- ทูจริตในการสอบมีโทษขั้นต่ำปรับตกในรายวิชานี้ และพักการเรียน 1 ภาคการศึกษา --

- โทษสูงสุดคือ ไล่ออก -

1. Answer the following questions (10 marks)

1.1 What are the differences between "Space Switching" and "time Switching" (4 marks)

.....


.....

.....

.....

.....

1.2 What is Cell Rate Decoupling used for (3 marks)



.....


.....

.....

.....

.....

1.5 What are traffic types of A, B, and C (4 marks)



.....

.....

.....

.....

.....

2. Please describe how the below mechanism works, what its purpose is for (explain each step: HUNT Mode, PRESYNC Mode and SYNCH Mode) (10 marks)




Figure 1 for question no. 2

3. ATM switch below is a 3-stage delta network, answer the following questions: (10 marks)
- 3.1 Draw all connection lines between stage 2 to stage 3 (5 marks)
- 3.2 Draw a routing path if cell header is '111' entering to Part A (5 marks)




Figure 2 for question no. 3.1




Figure 3 for question no. 3.2

4 A picture shown below is one of LAN emulation working environment. (10 marks)




Figure 4 LAN Emulation

Station A would like to connect to station B. However, station A does not know station B's ATM address. Station B is in another sub-net where LAD is such sub-net gateway.

Please describe working steps in to 2 conditions:

- a) if LAD has station B's ATM address
- b) if LAD has no idea about station B

.....








Figure 6 3-stage delta network in ATM switch

| Port In | VCI In | VCI Out | Port Out | Internal header |
|---------|--------|---------|----------|-----------------|
| 1       | 6      | 20      | 1        | 0,1,1           |
| 1       | 3      | 22      | 5        | 1,1,1           |
| 4       | 11     | 18      | 1        | 1,0,1           |

Table 1 Cell routing table in ATM Switch

- 5.1 Which ones are the output ports of cell A and B? What are VCI values of cell A and B at the output?
- 5.2 If we want cell A routed to output port number 7, what the internal header value for cell A are.

.....

.....

.....

.....

.....

.....

.....

6. The figures below show Link-by-Link Backpressure Rate Flow control (20 marks)
  - 6.1 Describe how this scheme works (10 marks)

6.2 What are advantages and disadvantages of this scheme? (10 marks)




Figure 7 Link-by-Link Backpressure Rate Flow control




Figure 8 queue threshold





Figure 9 ATM Switch with Link-by-Link Backpressure

7. Use the information in the table given below to answer to following questions:





9. Figure 10 shows VBR traffic time slots (in cell time). Please show that which VCR cells are conform and non-conform using Generic Cell Rate Algorithm (GCRA) parameters as follows: (15 points)

$T(PCR) = 1$  cell time,  $\square(PCR) = 0$  cell time  
 $T(SCR) = 4$  cell time,  $\square(SCR) = 3$  cell time  
 $MBS = 3$  cells

(15 marks)




Figure 10 VCR traffic arrival time




Figure 11 Generic Cell Rate Algorithm

**Your answer (for PCR):**

t = 1: TAT = \_\_, conforming, TAT = \_\_\_\_\_

t = 2: \_\_\_\_\_

t = 3: \_\_\_\_\_

t = 7: \_\_\_\_\_

t = 8: \_\_\_\_\_

t = 16: \_\_\_\_\_

t = 17: \_\_\_\_\_

t = 18: \_\_\_\_\_

**Your answer (for SCR):**

t = 1: TAT = \_\_, conforming, TAT = \_\_\_\_\_

t = 2: \_\_\_\_\_

t = 3: \_\_\_\_\_

t = 7: \_\_\_\_\_

t = 8: \_\_\_\_\_

t = 16: \_\_\_\_\_

t = 17: \_\_\_\_\_

t = 18: \_\_\_\_\_

10. Leaky bucket

Figure 12 shows *leaky bucket with data buffer* or *buffered leaky bucket with data buffer scheme*. Tokens are generated with rate  $\beta$  and stored in the token bucket which has finite capacity  $M$ . If the token bucket is full ( $\beta T \geq M$ ) then next token is discarded. An arrival cell from the data buffer is placed and transmitted with rate  $\mu$  with a token from the token bucket if the token bucket is not empty otherwise the cell is stored in the data buffer which has a finite capacity  $B$  if it is not full ( $N < B$ ) and discarded when it is full ( $N \geq B$ ).




Figure 13 Leaky bucket with data buffer

The below figure shows arrival of cells and tokens, please draw transmitted cells in the given time slots. Please also state clearly that what cell numbers will be discarded.




Figure 14 For question 10

.....

.....

.....

.....

.....

.....

.....

.....