

มหาวิทยาลัยสงขลานครินทร์

คณะวิศวกรรมศาสตร์

สอบปลายภาค: ภาคการศึกษาที่ 1

ปีการศึกษา: 2556

วันที่สอบ: 6 ตุลาคม 2556

เวลาสอบ: 09.00-12.00 น.

รหัสวิชา: 241-210

ห้องสอบ: 5101

ชื่อวิชา: Microprocessor Architectures and the Assembly Language

อ่านรายละเอียดของข้อสอบ และคำแนะนำให้เข้าใจก่อนเริ่มทำข้อสอบ

เวลา: 3 ชั่วโมง (180 นาที)

รายละเอียดของข้อสอบ: ข้อสอบมีทั้งหมด 8 หน้า และ Datasheet อีก 10 หน้า รวม 18 หน้า

อนุญาต: เครื่องเขียนต่างๆ เช่น ปากกา หรือดินสอ และเครื่องคิดเลข

ไม่อนุญาต: เครื่องคอมพิวเตอร์โน้ตบุ๊ก แท็บเล็ต สมุดจด หนังสือ กระดาษโน้ต และเอกสารใดๆ

คำสั่ง:

- **ให้ทำทุกข้อ** คำตอบทั้งหมดจะต้องเขียนลงในข้อสอบ
- ห้ามหยิบยืมสิ่งใดๆ ทั้งสิ้นจากผู้อื่น เว้นแต่ผู้คุมสอบจะหยิบยืมให้
- ห้ามนำส่วนหนึ่งส่วนใดของข้อสอบออกจากห้องสอบ
- ผู้ประสงค์จะออกจากห้องสอบก่อนหมดเวลาสอบ **แต่ต้องไม่น้อยกว่า 30 นาที** ใหยกมือขออนุญาตจากผู้คุมสอบก่อนจะลุกจากที่นั่ง
- เมื่อหมดเวลาสอบ ผู้เข้าสอบต้องหยุดการเขียนใดๆ ทั้งสิ้น
- เขียนชื่อ, รหัสและหมายเลข Section ให้ชัดเจนในข้อสอบ **ทุกแผ่น** แผ่นใดไม่เขียนหรือเขียนไม่ครบจะถูกตัดคะแนนแผ่นละ 1 คะแนน
- อ่านคำสั่งเพิ่มเติมในแต่ละข้อให้ชัดเจน คำตอบส่วนใดอ่านไม่ออก จะถือว่าคำตอบนั้นผิด


ทุจริตในการสอบ โทษขั้นต่ำคือ ปรับตกในรายวิชาที่ทุจริต และพักการเรียน 1 ภาคการศึกษา

ผู้ออกข้อสอบ

.....
ดร. ปัญญศ ไชยกาฬ

ชื่อ สกุล.....เลขประจำตัว.....section.....

1. จากวงจรดังรูปที่ 1 จงเขียนโปรแกรมควบคุมซีพียู AVR เพื่อทำการอ่านค่าจากดีพสวิตช์จำนวน 5 บิตมาแปลงเป็นเลขฐานสิบแบบไม่มีเครื่องหมาย แล้วทำการแสดงผลยังแอลอีดี 7 เซกเมนต์ จำนวน 2 ตัว กำหนดให้ซีพียูทำการตรวจสอบสถานะของสวิตช์ด้วย Pin-change interrupt (ซีพียูไม่ต้องคอยวนลูปอ่านสถานะของสวิตช์) (10 คะแนน)



```


#include <avr/io.h>
#include <avr/interrupt.h>

unsigned char LOOKUPTB[] = { 0b00111111, 0b00000110,
                             0b01011011, 0b01001111,
                             0b01100110, 0b01101101,
                             0b01111101, 0b00000111,
                             0b01111111, 0b01110111,
                             0b01110111, 0b01111100,
                             0b00111001, 0b01011110,
                             0b01111001, 0b01111001};

void go_nothing(void){}
    
```


EICRA-External Interrupt Control Register A

The External Interrupt Control Register A contains control bits for interrupt sense control.



• Bit 7:4 – Reserved

These bits are unused bits in the ATmega48A, 48PA, 88PA, 88PA, 168A, 168PA, 328, 328P, and will always read as zero.

• Bit 3, 2 – ISC11, ISC10: Interrupt Sense Control 1 Bit 1 and Bit 0

The External Interrupt 1 is activated by the external pin INT1 if the SREG flag and the corresponding interrupt mask are set. The level and edges on the external INT1 pin that activate the interrupt are defined in . The value on the INT1 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

Table 12-1. Interrupt 1 Sense Control

ISC11	ISC10	Description
0	0	The low level of INT1 generates an interrupt request.
0	1	Any logical change on INT1 generates an interrupt request.
1	0	The falling edge of INT1 generates an interrupt request.
1	1	The rising edge of INT1 generates an interrupt request.


• Bit 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG flag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in . The value on the INT0 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

Table 12-2. Interrupt 0 Sense Control

ISC01	ISC00	Description
0	0	The low level of INT0 generates an interrupt request.
0	1	Any logical change on INT0 generates an interrupt request.
1	0	The falling edge of INT0 generates an interrupt request.
1	1	The rising edge of INT0 generates an interrupt request.

EIMSK – External Interrupt Mask Register



• Bit 7:2 – Reserved

These bits are unused bits in the ATmega48A, 48PA, 88A, 88PA, 168A, 168PA, 328, 328P, and will always read as zero.

• Bit 1 – INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control bits (ISC11 and ISC10) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an interrupt request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt Request 1 is executed from the INT1 Interrupt Vector.

• Bit 0 – INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control bits (ISC01 and ISC00) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from the INT0 Interrupt Vector.

• Interrupt Vector 001: ATMEGA328P

Interrupt Vector	Address	Initial Value
00000000	00000000	00000000
00000001	00000001	00000000
00000002	00000002	00000000
00000003	00000003	00000000
00000004	00000004	00000000
00000005	00000005	00000000
00000006	00000006	00000000
00000007	00000007	00000000
00000008	00000008	00000000
00000009	00000009	00000000
0000000A	0000000A	00000000
0000000B	0000000B	00000000
0000000C	0000000C	00000000
0000000D	0000000D	00000000
0000000E	0000000E	00000000
0000000F	0000000F	00000000
00000010	00000010	00000000
00000011	00000011	00000000
00000012	00000012	00000000
00000013	00000013	00000000
00000014	00000014	00000000
00000015	00000015	00000000
00000016	00000016	00000000
00000017	00000017	00000000
00000018	00000018	00000000
00000019	00000019	00000000
0000001A	0000001A	00000000
0000001B	0000001B	00000000
0000001C	0000001C	00000000
0000001D	0000001D	00000000
0000001E	0000001E	00000000
0000001F	0000001F	00000000
00000020	00000020	00000000
00000021	00000021	00000000
00000022	00000022	00000000
00000023	00000023	00000000
00000024	00000024	00000000
00000025	00000025	00000000
00000026	00000026	00000000
00000027	00000027	00000000
00000028	00000028	00000000
00000029	00000029	00000000
0000002A	0000002A	00000000
0000002B	0000002B	00000000
0000002C	0000002C	00000000
0000002D	0000002D	00000000
0000002E	0000002E	00000000
0000002F	0000002F	00000000
00000030	00000030	00000000
00000031	00000031	00000000

PCICR - Pin Change Interrupt Control Register

Bit	7	6	5	4	3	2	1	0
PCIE0	-	-	-	-	-	PCIE2	PCIE1	PCIE0
Read/Write	R	R	R	R	R	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

• Bit 7:3 - Reserved

These bits are unused bits in the ATmega48A/48PA/88A/88PA/168A/168PA/328/328P, and will always read as zero.

• Bit 2 - PCIE2: Pin Change Interrupt Enable 2

When the PCIE2 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 2 is enabled. Any change on any enabled PCINT[23:16] pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PC12 Interrupt Vector. PCINT[23:16] pins are enabled individually by the PCMSK2 Register.

• Bit 1 - PCIE1: Pin Change Interrupt Enable 1

When the PCIE1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 1 is enabled. Any change on any enabled PCINT[14:8] pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PC11 Interrupt Vector. PCINT[14:8] pins are enabled individually by the PCMSK1 Register.

• Bit 0 - PCIE0: Pin Change Interrupt Enable 0

When the PCIE0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 0 is enabled. Any change on any enabled PCINT[7:0] pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PC10 Interrupt Vector. PCINT[7:0] pins are enabled individually by the PCMSK0 Register.


PCMSK0 - Pin Change Mask Register 0

Bit	7	6	5	4	3	2	1	0
PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	PCMSK0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

• Bit 7:0 - PCINT[7:0]: Pin Change Enable Mask 7..0

Each PCINT[7:0] bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If PCINT[7:0] is set and the PCIE0 bit in PCICR is set, pin change interrupt is enabled on the corresponding I/O pin. If PCINT[7:0] is cleared, pin change interrupt on the corresponding I/O pin is disabled.

Timer/Counter Block Diagram



ATmega328P Pin Configuration

PCINT4_ESET	PC6	1	PC6_IADCS_SCL	PCINT13
PCINT16_RXD	PD0	2	PC4_IADCS_SDA	PCINT12
PCINT17_TXD	PD1	3	PC3_IADCS_PCINT11	
PCINT18_INT0	PD2	4	PC2_IADCS_PCINT10	
PCINT19_OC2B	PD3	5	PC1_IADCS_PCINT9	
PCINT21_XCK	PD4	6	PC0_IADCS_PCINT8	
VCC	7		PC0_IADCS_PCINT8	
GND	8		PC0_IADCS_PCINT8	
PCINT0_XTAL1	TOSC1	9	PC0_IADCS_PCINT8	
PCINT7_XTAL2	TOSC2	10	PC0_IADCS_PCINT8	
PCINT00_OCR1A	AP5	11	PC0_IADCS_PCINT8	
PCINT22_OC0A	AP0	12	PC0_IADCS_PCINT8	
PCINT23_AIN1	AP7	13	PC0_IADCS_PCINT8	
PCINT0_CLKO	AP1	14	PC0_IADCS_PCINT8	
PC6_IADCS_SCL	PCINT13	26	PC6_IADCS_SCL	PCINT13
PC4_IADCS_SDA	PCINT12	27	PC4_IADCS_SDA	PCINT12
PC3_IADCS_PCINT11		28	PC3_IADCS_PCINT11	
PC2_IADCS_PCINT10		25	PC2_IADCS_PCINT10	
PC1_IADCS_PCINT9		21	PC1_IADCS_PCINT9	
PC0_IADCS_PCINT8		23	PC0_IADCS_PCINT8	
GND	22		PC0_IADCS_PCINT8	
AREF	21		PC0_IADCS_PCINT8	
AVCC	20		PC0_IADCS_PCINT8	
PC0_IADCS_PCINT8		19	PC0_IADCS_PCINT8	
PC0_IADCS_PCINT8		18	PC0_IADCS_PCINT8	
PC0_IADCS_PCINT8		17	PC0_IADCS_PCINT8	
PC0_IADCS_PCINT8		16	PC0_IADCS_PCINT8	
PC0_IADCS_PCINT8		15	PC0_IADCS_PCINT8	

TCCR0A – Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

• Bits 7:6 – COM0A1:0: Compare Match Output A Mode

These bits control the Output Compare pin (OC0A) behavior. If one or both of the COM0A1:0 bits are set, the OC0A output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to the OC0A pin must be set in order to enable the output driver.

When OC0A is connected to the pin, the function of the COM0A1:0 bits depends on the WGM02:0 bit setting. *shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to a normal or CTC mode (non-PWM).*

Table 14-2. Compare Output Mode, non-PWM Mode

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	Toggle OC0A on Compare Match
1	0	Clear OC0A on Compare Match
1	1	Set OC0A on Compare Match

Table 14-8. Waveform Generation Mode Bit Description

Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	TOP	Update of OCRx at	TOV Flag Set on
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	0	1	0	CTC	0xFF	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
4	1	0	0	Reserved	-	-	-
5	1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
6	1	1	0	Reserved	-	-	-
7	1	1	1	Fast PWM	0xFF	BOTTOM	TOP

TCNT0

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit counter. Writing to the TCNT0 Register blocks (renoves) the Compare Match on the following timer clock. Modifying the counter (TCNT0) while the counter is running, introduces a risk of missing a Compare Match between TCNT0 and the OCR0x Registers.

TCCR0B – Timer/Counter Control Register B

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R	R	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

Table 14-9. Clock Select Bit Description

CS02	CS01	CS00	Description
0	0	0	No clock source (Timer/Counter stopped)
0	0	1	clk ₁ /Q ₁ (No prescaling)
0	1	0	clk ₁ /Q ₈ (From prescaler)
0	1	1	clk ₁ /Q ₆₄ (From prescaler)
1	0	0	clk ₁ /Q ₂₅₆ (From prescaler)
1	0	1	clk ₁ /Q ₁₀₂₄ (From prescaler)
1	1	0	External clock source on T0 pin. Clock on falling edge.
1	1	1	External clock source on T0 pin. Clock on rising edge.

Table 14-5. Compare Output Mode, non-PWM Mode

COM0B1	COM0B0	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Toggle OC0B on Compare Match
1	0	Clear OC0B on Compare Match
1	1	Set OC0B on Compare Match

OCR0A – Output Compare Register A

Bit	7	6	5	4	3	2	1	0
Reset Value	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

The Output Compare Register A contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0A pin.

OCR0B – Output Compare Register B

Bit	7	6	5	4	3	2	1	0
Reset Value	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

The Output Compare Register B contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0B pin.

การนับเวลาปกติ (Normal Mode)

กำหนดค่าให้

TCNT0 = ค่าที่ตั้งค่าเริ่มต้นให้กับ Timer0

N = Prescale factor (1, 8, 64, 256, 1024)

IP = Interrupt Period ความถี่ของพัลส์ที่พัลส์พัลส์

อิมเตอร์พัลส์ (หน่วยเป็นวินาที)

CPUclk = ความถี่สัญญาณนาฬิกาที่พัลส์พัลส์ทำงาน

$$TCNT0 = 256 \cdot \frac{CPUclk \cdot IP}{N}$$

TIMSK0 – Timer/Counter Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0
Reset Value	R	R	R	R	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

Bit 2 – OCIE0B: Timer/Counter Output Compare Match B Interrupt Enable

When the OCIE0B bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter Compare Match B interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter occurs, i.e., when the OCF0B bit is set in the Timer/Counter Interrupt Flag Register – TIFR0.

Bit 1 – OCIE0A: Timer/Counter Output Compare Match A Interrupt Enable

When the OCIE0A bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter Compare Match A interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter occurs, i.e., when the OCF0A bit is set in the Timer/Counter Interrupt Flag Register – TIFR0.

Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter 0 Interrupt Flag Register – TIFR0.

การนับเวลาปกติ (Normal Mode)

กำหนดค่าให้

N = Prescale factor (1, 8, 64, 256, 1024)

F_{OC0A} = ความถี่ของพัลส์ที่พัลส์พัลส์ OCR0A

Fclk_{to} = ความถี่สัญญาณนาฬิกาที่พัลส์พัลส์ของ Timer

$$OCR0A = \frac{Fclk_{to}}{2^N \cdot N \cdot (1 - OCR0A)}$$

$$OCR0B = \frac{Fclk_{to}}{2^N \cdot N \cdot (1 - OCR0B)}$$

unsigned char TB7segment_com_cathode[] =

- 0b00111111, //0
- 0b00000110, //1
- 0b01011011, //2
- 0b01001111, //3
- 0b01100110, //4
- 0b01101101, //5
- 0b01111101, //6
- 0b00000111, //7
- 0b01111111, //8
- 0b01101111, //9
- 0b01110111, //A
- 0b01111100, //b
- 0b00111001, //c
- 0b01011110, //d
- 0b01111001, //e
- 0b01110001, //f
- 0b01000000, //-
- 0b00000000, //all segments off

TCR1A – Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0
Control	COM1A1	OC1A0	COM1B1	OC1A1	WGM11	WGM10	WGM12	WGM13
Read/Write	RW	RW	RW	RW	R	R	RW	RW
Initial Value	0	0	0	0	0	0	0	0

- Bit 7:6 – COM1A1:0: Compare Output Mode for Channel A
- Bit 5:4 – COM1B1:0: Compare Output Mode for Channel B

Table 15-1. Compare Output Mode, non-PWM

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	Toggle OC1A/OC1B on Compare Match.
1	0	Clear OC1A/OC1B on Compare Match (Set output to low level).
1	1	Set OC1A/OC1B on Compare Match (Set output to high level).

Table 15-4. Waveform Generation Mode Bit Description

Mode	WGM13 (CTC1)	WGM12 (PWM11)	WGM11 (PWM10)	WGM10	Timer/Counter Mode of Operation	TOP	Update of OCRx at	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCR1A	Immediate	MAX

TCNT1H and TCNT1L – Timer/Counter 1

Bit	7	6	5	4	3	2	1	0
Control	TCNT1S1	TCNT1S0	TCNT1Z1	TCNT1Z0	TCNT1H	TCNT1L	TCNT1H	TCNT1L
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	0

OCR1AH and OCR1AL – Output Compare Register 1 A

Bit	7	6	5	4	3	2	1	0
Control	OCR1AS1	OCR1AS0	OCR1A7:0	OCR1A7:0	OCR1AH	OCR1AL	OCR1AH	OCR1AL
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	0

TCR1B – Timer/Counter Control Register B

Bit	7	6	5	4	3	2	1	0
Control	ICNT1	ICES1	WGM13	WGM12	CS12	CS11	CS10	TCR1B
Read/Write	RW	RW	RW	RW	RW	RW	RW	
Initial Value	0	0	0	0	0	0	0	

Table 15-5. Clock Select Bit Description

CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk _{clk1} (No prescaler)
0	1	0	clk _{clk2} (From prescaler)
0	1	1	clk _{clk3} (From prescaler)
1	0	0	clk _{clk4} (From prescaler)
1	0	1	clk _{clk5} (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

Important Note

กำหนดให้

ค่า 16 บิต ที่จะต่อขั้วต่อเป็นค่าเริ่มต้นให้กับรีจิสเตอร์ OCR1A

N = Prescale factor (1, 8, 64, 256, 1024)

f_{OCR1A} = ความถี่ที่สามารถสร้างขึ้นมาจากการ Toggle ของเอาต์พุต OC1A

f_{clk10} = ความถี่สัญญาณนาฬิกาที่ขั้วทำงาน

$$f_{OCR1A} = \frac{f_{clk10}}{2 \cdot N \cdot (1 + OCR1A)}$$

OCR1BH and OCR1BL – Output Compare Register 1 B

Bit	7	6	5	4	3	2	1	0
Control	OCR1BS1	OCR1BS0	OCR1B7:0	OCR1B7:0	OCR1BH	OCR1BL	OCR1BH	OCR1BL
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	0

Timer1 Normal mode

กำหนดให้

TCNT1 = ค่าที่ต้องนับขึ้นถึงที่นับกับ Timer1

N = Prescale factor (1, 8, 64, 256, 1024)

IP = Interrupt Period คาบเวลาที่ให้สัญญาณอินพุต (หน่วยเป็นวินาที)

CPLCK = ความถี่สัญญาณนาฬิกาที่ขงทำงาน

$$TCNT1 = 65536 \cdot \frac{CPLCK * IP}{N}$$

การคำนวณหาที่นับถึงกับ

กรณีใช้ Timer1 ที่ normal mode

$$IP = (65536 - 0_{\dots}) * \frac{1024}{CPLCK}$$

กรณีใช้ Timer0 ที่ normal mode

$$IP = (256 - 0_{\dots}) * \frac{1024}{CPLCK}$$

การคำนวณหาที่นับถึงกับ


กรณีใช้ Timer1 ที่ normal mode

$$IP = (65536 - 65535_{\dots}) * \frac{1}{CPLCK}$$

กรณีใช้ Timer0 ที่ normal mode

$$IP = (256 - 255_{\dots}) * \frac{1}{CPLCK}$$

TIMSK1 – Timer/Counter1 Interrupt Mask Register



• Bit 2 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer Counter1 Output Compare B Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 58) is executed when the OCF1B flag, located in TIFR1, is set.

• Bit 1 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable


When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer Counter1 Output Compare A Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 58) is executed when the OCF1A flag, located in TIFR1, is set.

• Bit 0 – TOIE1: Timer/Counter1, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer Counter1 Overflow interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 58) is executed when the TOV1 flag, located in TIFR1, is set.

SREG – AVR Status Register


The AVR Status Register – SREG – is defined as:



• Bit 7 – I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by the application with the SEI and CLI instructions, as described in the instruction set reference.

USART Block Diagram




Baud Rate (bps)	U2Xn = 0		U2Xn = 1	
	UBRRn	Error	UBRRn	Error
2400	207	0.2%	416	-0.1%
4800	103	0.2%	207	0.2%
9600	51	0.2%	103	0.2%
14.4k	34	-0.8%	68	0.6%
19.2k	25	0.2%	51	0.2%

$f_{osc} = 8,0000 \text{ MHz}$

Table 19-1. Equations for Calculating Baud Rate Register Setting

Operating Mode	Equation for Calculating Baud Rate	Equation for Calculating UBRRn Value
Asynchronous Normal mode (U2Xn = 0)	$BaudRate = \frac{f_{osc}}{16(U2Xn + 1)}$	$UBRRn = \frac{f_{osc}}{16BaudRate} - 1$
Asynchronous Double Speed mode (U2Xn = 1)	$BaudRate = \frac{f_{osc}}{8(U2Xn + 1)}$	$UBRRn = \frac{f_{osc}}{8BaudRate} - 1$

Frame Format



- St** Start bit, always low.
- (n)** Data bits (0 to 8).
- P** Parity bit. Can be odd or even.
- Sp** Stop bit, always high.
- IDLE** No transfers on the communication line. (RXDn & TXDn). An IDLE line must be high.


UCSRnA – USART Control and Status Register n A

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R/W	R	R	R	R	R/W	R/W
Initial Value	0	0	1	0	0	0	0	0
	RXCn	TXCn	UDREN	FEN	DOZN	UDRN	U2Xn	MRGMn

UCSRnA

- Bit 7 – RXCn: USART Receive Complete**
 This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty i.e., does not contain any unread data. If the Receiver is disabled, the receive buffer will be flushed and consequently the RXCn bit will become zero. The RXCn Flag can be used to generate a Receive Complete Interrupt (see description of the RXCIEln bit).
- Bit 6 – TXCn: USART Transmit Complete**
 This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDRN). The TXCn Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXCn Flag can generate a Transmit Complete Interrupt (see description of the TXCIEln bit).
- Bit 5 – UDREN: USART Data Register Empty**
 The UDREN Flag indicates if the transmit buffer (UDRN) is ready to receive new data. If UDREN is one, the buffer is empty, and therefore ready to be written. The UDREN Flag can generate a Data Register Empty Interrupt (see description of the UDREln bit). UDREN is set after a reset to indicate that the Transmitter is ready.

UCSRRB – USART Control and Status Register n B



• Bit 7 – RXCIEN: RX Complete Interrupt Enable n

Writing this bit to one enables interrupt on the RXChn Flag. A USART Receive Complete interrupt will be generated only if the RXCIEN bit is written to one, the Global Interrupt Flag in SREG is written to one and the RXChn bit in UCSRnA is set.

• Bit 6 – TXCIEN: TX Complete Interrupt Enable n

Writing this bit to one enables interrupt on the TXChn Flag. A USART Transmit Complete interrupt will be generated only if the TXCIEN bit is written to one, the Global Interrupt Flag in SREG is written to one and the TXChn bit in UCSRnA is set.

• Bit 5 – UDRIEN: USART Data Register Empty Interrupt Enable n

Writing this bit to one enables interrupt on the UDREN Flag. A Data Register Empty interrupt will be generated only if the UDRIEN bit is written to one, the Global Interrupt Flag in SREG is written to one and the UDREN bit in UCSRnA is set.

• Bit 4 – RXENn: Receiver Enable n

Writing this bit to one enables the USART Receiver. The Receiver will override normal port operation for the RxDn pin when enabled. Disabling the Receiver will flush the receive buffer invalidating the FEN, DORn, and UPEn Flags.


• Bit 3 – TXENn: Transmitter Enable n

Writing this bit to one enables the USART Transmitter. The Transmitter will override normal port operation for the TxDn pin when enabled. The disabling of the Transmitter (writing TXENn to zero) will not become effective until ongoing and pending transmissions are completed, i.e., when the Transmit Shift Register and Transmit Buffer Register do not contain data to be transmitted. When disabled, the Transmitter will no longer override the TxDn port.

• Bit 2 – UCSZn2: Character Size n

The UCSZn2 bits combined with the UCSZn1:0 bit in UCSRnC sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.

UBRRnL and UBRRnH – USART Baud Rate Registers



UCSRnC – USART Control and Status Register n C




Table 19-7. UMSELn Bits Settings

UMSELn1	UMSELn0	Mode
0	0	Asynchronous USART
0	1	Synchronous USART
1	0	(Reserved)
1	1	Master SPI (MSPIM)

Table 19-8. UPMn Bits Settings

UPMn1	UPMn0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

Table 19-9. USBS Bit Settings

USBSn	Stop Bit(s)
0	1-bit
1	2-bit

Table 19-10. UCSZn Bits Settings

UCSZn2	UCSZn1	UCSZn0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

ADCSRB – ADC Control and Status Register B

Bit	7	6	5	4	3	2	1	0
Field Write Enable	R	R/W	R	R	R	R/W	R/W	R/W
Field Value	0	0	0	0	0	0	0	0

Table 23-6. ADC Auto Trigger Source Selections

ADTS2	ADTS1	ADTS0	Trigger Source
0	0	0	Free Running mode
0	0	1	Analog Comparator
0	1	0	External Interrupt Request 0
0	1	1	Timer/Counter0 Compare Match A
1	0	0	Timer/Counter0 Overflow
1	0	1	Timer/Counter1 Compare Match B
1	1	0	Timer/Counter1 Overflow
1	1	1	Timer/Counter1 Capture Event

Table 23-3. Voltage Reference Selections for ADC

REFS1	REFS0	Voltage Reference Selection
0	0	AREF, Internal V_{REF} turned off
0	1	AV_{CC} with external capacitor at AREF pin
1	0	Reserved
1	1	Internal 1.1V Voltage Reference with external capacitor at AREF pin

Table 23-4. Input Channel Selections

MUX3..0	Single Ended Input	ADCS Prescaler Selections
0000	ADCC0	ADPS2 ADPS1 ADPS0 Division Factor
0001	ADCC1	0 0 0 2
0010	ADCC2	0 0 1 2
0011	ADCC3	0 1 0 4
0100	ADCC4	0 1 1 8
0101	ADCC5	1 0 0 16
0110	ADCC6	1 0 1 32
0111	ADCC7	1 1 0 64
1000	ADCC8	1 1 1 128

ADMUX – ADC Multiplexer Selection Register

Bit	7	6	5	4	3	2	1	0
Field Write Enable	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W
Field Value	0	0	0	0	0	0	0	0

Table 23-3. Voltage Reference Selections for ADC

REFS1	REFS0	Voltage Reference Selection
0	0	AREF, Internal V_{REF} turned off
0	1	AV_{CC} with external capacitor at AREF pin
1	0	Reserved
1	1	Internal 1.1V Voltage Reference with external capacitor at AREF pin

ADLAR = 0

Bit	15	14	13	12	11	10	9	8
Field Write Enable	-	-	-	-	-	-	-	-
Field Value	ADCC7	ADCC6	ADCC5	ADCC4	ADCC3	ADCC2	ADCC1	ADCC0

ADLAR = 1

Bit	15	14	13	12	11	10	9	8
Field Write Enable	-	-	-	-	-	-	-	-
Field Value	ADCC9	ADCC8	ADCC7	ADCC6	ADCC5	ADCC4	ADCC3	ADCC2
	ADCC1	ADCC0	-	-	-	-	-	-

ADCSRA – ADC Control and Status Register A

Bit	7	6	5	4	3	2	1	0	
ADSCA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	ADCSRA
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 – ADEN: ADC Enable

Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress, will terminate this conversion.

• Bit 6 – ADSC: ADC Start Conversion

In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC has been written after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. Writing zero to this bit has no effect.

• Bit 5 – ADATE: ADC Auto Trigger Enable


When this bit is written to one, Auto Triggering of the ADC is enabled. The ADC will start a conversion on a positive edge of the selected trigger signal. The trigger source is selected by setting the ADC Trigger Select bits, ADTS in ADCSRB.

• Bit 4 – ADIF: ADC Interrupt Flag

This bit is set when an ADC conversion completes and the Data Registers are updated. The ADC Conversion Complete Interrupt is executed if the ADIE bit and the I-bit in SREG are set. ADIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read-Modify-Write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.

• Bit 3 – ADIE: ADC Interrupt Enable

When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete Interrupt is activated.



$$ADC = \frac{VIN \cdot 1024}{V_{REF}}$$