

มหาวิทยาลัยสังฆภัณฑ์ คณะวิศวกรรมศาสตร์

สอบปลายภาค: ภาคการศึกษาที่ 1

ปีการศึกษา: 2556

วันที่สอบ: 6 ตุลาคม 2556

เวลาสอบ: 09.00-12.00 น.

รหัสวิชา: 241-210

ห้องสอบ: S 101

ชื่อวิชา: Microprocessor Architectures and the Assembly Language

อ่านรายละเอียดของข้อสอบ และคำแนะนำให้เข้าใจก่อนเริ่มทำข้อสอบ

เวลา: 3 ชั่วโมง (180 นาที)

รายละเอียดของข้อสอบ: ข้อสอบมีทั้งหมด 8 หน้า และ Datasheet อีก 10 หน้า รวม 18 หน้า

อนุญาต: เครื่องเขียนต่างๆ เช่น ปากกา หรือดินสอ และเครื่องคิดเลข

ไม่อนุญาต: เครื่องคอมพิวเตอร์ในตับบุค แท็บเล็ต สมุดจด หนังสือ กระดาษโน๊ต และเอกสารใดๆ

คำสั่ง:

- ให้ทำทุกข้อ คำตอบทั้งหมดจะต้องเขียนลงในข้อสอบ
- ห้ามหยิบยืมสิ่งใดๆ ทั้งสิ้นจากผู้อื่น เว้นแต่ผู้คุมสอบจะห้ามหยิบยืมให้
- ห้ามนำส่วนหนึ่งส่วนใดของข้อสอบออกจากการห้องสอบ
- ผู้ประสังค์จะออกจากการห้องสอบก่อนหมดเวลาสอบ แต่ต้องไม่น้อยกว่า 30 นาที ให้ยกมือขออนุญาตจากผู้คุมสอบก่อนจะลุกจากที่นั่ง
- เมื่อหมดเวลาสอบ ผู้เข้าสอบต้องหยุดการเขียนใดๆ ทั้งสิ้น
- เขียนชื่อ, รหัสและหมายเลข Section ให้ชัดเจนในข้อสอบ ทุกแผ่น แผ่นใดไม่เขียนหรือเขียนไม่ครบจะถูกตัดคะแนนแผ่นละ 1 คะแนน
- อ่านคำสั่งเพิ่มเติมในแต่ละข้อให้ชัดเจน คำตอบส่วนใดอ่านไม่ออก จะถือว่าคำตอบนั้นผิด


ทุจริตในการสอบ โทษขั้นต่ำคือ ปรับตกในรายวิชาที่ทุจริต และพักการเรียน 1 ภาคการศึกษา

ผู้ออกข้อสอบ

ดร. ปัญญา ไชยการ

ชื่อ สกุล..... เลขประจำตัว..... section.....

2. จงเขียนโปรแกรมซีพียู AVR เพื่อส่งพลังความถี่ 40 Hz ออกทางขา PB7 และ PB6 โดยมีเพสต่างกัน 90 องศา ดังรูปที่ 2 โดยกำหนดให้ความถี่เอ็ตพุตผิดพลาดได้ไม่เกิน 1 % กำหนดให้ซีพียูทำงานที่ความถี่ 3.5 MHz (10 คะแนน)



3. จะเขียนโปรแกรมให้ชิปยู AVR ความเร็ว 4 MHz ติดต่อกับเครื่อง PC ผ่านทางพอร์ตอนุกรม โดยชิปยู AVR นำข้อมูลที่รับได้จาก PC มาตรวจสอบหากพบว่าเป็นเลข 0-9 ให้แสดงผลออกทาง 7-segment LED ชนิด Common Cathode ที่ต่ออยู่กับพอร์ต C และถ้าอินพุตจากเครื่อง PC ส่งมาเป็นค่าอื่น ให้แสดงผล 'E' ออกทาง 7-segment กำหนดให้ทำการติดต่อที่ 4800 bps, 9-bit data, Odd parity, 2 stop bits (15 คะแนน)

```
#include <avr/io.h>
#include <avr/interrupt.h>

unsigned char LOOKUPTB11 = { 0b00111111, 0b000000110,
                            0b01011011, 0b01001111,
                            0b01100110, 0b01110111,
                            0b01111101, 0b00000111,
                            0b01111111, 0b01101111,
                            0b01110111, 0b01111100,
                            0b00111001, 0b01011110,
                            0b01111001, 0b01111001 };
```

```
void do_nothing(void) {}
```


ชื่อ สกุล..... เลขประจำตัว..... section.....

4. สมมุติให้เซนเซอร์ก๊าซ NGV มีค่าแรงดันเอาต์พุตดังตารางที่ 1 หากเราต้องการนำเซนเซอร์ดังกล่าวมาต่อ กับชีพี้ย AVR เพื่อตรวจจับระดับก๊าซในถังและแสดงปริมาณของก๊าซในถังออกทางหลอด LED จำนวน 6 หลอด ตั้งรูปที่ 3 จะออกแบบวงจรพร้อมทั้งเขียนโปรแกรมควบคุมชีพี้ย AVR (15 คะแนน)

ปริมาณก๊าซในถัง (%)	ค่าแรงดันเอาต์พุตของเซนเซอร์(V)
0%	0.00
25	0.23
50	0.50
75	0.75
100	0.90

ตารางที่ 1



ค่าเบนนิ่ง ให้ใช่วงจร ADC ภายใน AVR ให้เป็นประโยชน์



รูปที่ 3

ชื่อ สกุล..... เลขประจำตัว..... section.....

5. จากกรุ๊ปที่ 4 จงเขียนโปรแกรมภาษาซีเพื่อให้ AVR ทำการสั่งให้แอลอีดีติดสลับกันดังรูปที่ 5 (10 คะแนน)



EICRA-External Interrupt Control Register A

The Extended Memory Coming Register A Contains Command Line For Inserting Serial Data Received

The External Interrupt Control Register A contains control bits for interrupt service execution.

These bits are unused bits in the ATmega48A-48PA-38A-S8PA-168A-168PA-328-328P, and will always read as zero.

- Bit 7:4 – Reserved

- **Bit 3, 2 – ISC11, ISC10: Interrupt Sense Control 1 Bit 1 and Bit 0**
The External interrupt 1 is activated by the external pin INT1 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT1 pin that activate the interrupt are defined in . The value on the INT1 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

Table 12-1. Interrupt 1 Sense Control

ISC11	ISC10	Description
-------	-------	-------------

datasheet page 1

Table 12-2. Interrupt 0 Sense Control

lSC01	lSC00	Description
0	0	The low level of INT0 generates an interrupt request.
0	1	Any logical change on INT0 generates an interrupt request.
1	0	The falling edge of INT0 generates an interrupt request.
1	1	The rising edge of INT0 generates an interrupt request.

The External interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in . The value on the INT0 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction.

The External Internet is activated by the external link into the Site.

The External interrupt 0 is activated by the external pin INT0 if the SREG-Iflag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in . The value on the INT0 pin is sampled before a detecting edge. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

interrupt is selected, the low level must be held until the completion.

generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If no level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

3.1 Interrupt Vector on ATMEGA328P

- **Bit 7:2 – Reserved**
These bits are unused bits in the ATmega48A, 48PA, 68A, 88PA, 168A, 168PA, 328, 328P, and will always read as zero.
- **Bit 1 – INT1: External Interrupt Request 1 Enable**
When the INT1 bit is set (one) and the I-bit in the Status Register (SREG₃) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control 1 bits 1:0 (ISC₁₁ and ISC₁₀) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an interrupt request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt Request 1 is executed from the INT1 interrupt vector.
- **Bit 0 – INTO: External Interrupt Request 0 Enable**
When the INTO bit is set (one) and the I-bit in the Status Register (SREG₃) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control 0 bits 1:0 (ISC₀₁ and ISC₀₀) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INTO pin or level sensed. Activity on the pin will cause an interrupt request even if INTO is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from the INTO interrupt vector.

EIMSK – External Interrupt Mask Register

PCICR - Pin Change Interrupt Control Register



- **Bit 7:3 – Reserved**
These bits are unused bits in the ATmega48A/48PA/38A/38PA/168A/168PA/328/328P, and will always read as 1000.

Bil 73 - Hesedveda

- **Bit 2 – PCIE2: Pin Change Interrupt Enable 2**
When the PCIE2 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 2 is enabled. Any change on any enabled PCINT[23:16] pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is generated from the PC12 Interrupt Vector. PCINT[23:16] pins are enabled individually by the PCMSK2 Register.


- Bit 2 = PCIe2: Pin Change Interrupt Enable 2

- **Bit 1 – PCIE1: Pin Change Interrupt Enable 1**
When the PCIE1 bit is set (one) and the I-bit in the Status Register (SREG_I) is set (one), pin change interrupt 1 is enabled. Any change on any enabled PCNT[1:8] pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PCINT1 Interrupt Vector. PCNT[1:8] pins are enabled individually by the PCMSK1 Register.

Bit 0 – PCIE0: Pin Change Interrupt Enable 0

When the PCIE0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 0 is enabled. Any change on any enabled PCINT[7:0] pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PCINT Interrupt Vector. PCINT[7:0] pins are enabled individually by the PCMSK0 Register.


PCMSK0 – Pin Change Mask Register 0



A **mega328P** Pin Configuration

ATmega328P Pin Configuration	
PCINT14 - ESET	PC6
PCINT16 RXD	PD0
PCINT17 TXD	PD1
PCINT18 INT0	PD2
PCINT19 OC2B INT1	PD3
PCINT20 ACK TO	PD4
AVCC	PD7
GND	8
PB0	9
PCINT7 XTAL2 TO SCK	F67 (1)
PCINT8 OC2A TR	PD5
PCINT9 OC2B TR	PD6
PCINT10 AIN0	PD7
PCINT21 AIN1	PD8
PCINT22 CLK0 ICP1	PD9
PCINT23 SCK1	PD14
PCF (ADC5, SCK, PCINT13)	26
PCA (AD4, SDA, PCINT12)	27
PC3 (ADC3, PCINT11)	28
PC2 (AUXC, PCINT10)	29
PC1 (AUX1, PCINT9)	31
PC0 (ADC0, PCINT8)	32
5VQ	32
APEF	21
AVCC	29
PCF (SCK, PCINT5)	19
PC4 (MISO, PCINT4)	18
PC3 (MOSI, PCINT5)	17
PC2 (SS, OC1B, PCINT2)	16
PC1 (OC1A, PCINT1)	15

Timer/Counter Block Diagram



TCCR0A – Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0
0x24 -> 14.	COM0A1	COM0A0	COM0B1	COM0B0	R	W	W	R
Port Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

TCCR0A

• Bits 7:6 – COM0A1:0; Compare Match Output A Mode

These bits control the Output Compare pin i OC0A behavior. If one or both of the COM0A1:0 bits are set the OC0A output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to the OC0A pin must be set in order to enable the output driver.

When OC0A is connected to the pin, the function of the COM0A1:0 bits depends on the WGM02:0 bit setting. Shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to a normal or CTC mode (non-PWM).

Table 14-2. Compare Output Mode, non-PWM Mode

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	Toggle OC0A on Compare Match
1	0	Clear OC0A on Compare Match
1	1	Set OC0A on Compare Match

Table 14-8. Waveform Generation Mode Bit Description

Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	Update of OCRx at TOP	TOV Flag Set on	TOP	OCRx at BOTTOM	Set on
0	0	0	0	Normal	0xFF	Immediate	MAX	0	0
1	0	0	1	PWM Phase Correct	0xFF	TOP	BOTTOM	MAX	MAX
2	0	1	1	CTC	OCRA	Immediate	MAX	0	0
3	0	1	0	Fast PWM	0xFF	BOTTOM	MAX	0	0
4	1	0	0	Reserved	-	-	-	-	-
5	1	0	1	PWM Phase Correct	OCRA	TOP	BOTTOM	0	1
6	1	1	0	Reserved	-	-	-	1	0
7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP	1	1

Table 14-5. Compare Output Mode, non-PWM Mode

COM0B1	COM0B0	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Toggle OC0B on Compare Match
1	0	Clear OC0B on Compare Match
1	1	Set OC0B on Compare Match

Bit	7	6	5	4	3	2	1	0
0x25 -> 45.	FOCA	FOCB	-	-	WCK02	CSS2	CS01	CS00
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

TCCR0B

TCCR0B – Timer/Counter Control Register B

The Timer Counter Register gives direct access, both for read and write operations, to the Timer Counter unit 8-bit counter. Writing to the TCNT0 Register blocks (removes) the Compare Match on the following timer clock. Modifying the counter (TCNT0) while the counter is running, introduces a risk of missing a Compare Match between TCNT0 and the OCROx Registers.

TCNT0

datasheet page 4

OCROA – Output Compare Register A

Bit	7	6	5	4	3	2	1	0	Bit 0
RegEx.	-	-	-	-	-	-	-	-	TIMSK0
RegWrite	R/W								
Initial Value	0	0	0	0	0	0	0	0	0
OCROA[7:0]	0	0	0	0	0	0	0	0	0
OCROA									

The Output Compare Register A contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0A pin.

OCRB – Output Compare Register B

Bit	7	6	5	4	3	2	1	0	Bit 0
RegEx.	-	-	-	-	-	-	-	-	TIMSK0
RegWrite	R/W								
Initial Value	0	0	0	0	0	0	0	0	0
OCRB[7:0]	0	0	0	0	0	0	0	0	0
OCRB									

The Output Compare Register B contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0B pin.

ก้าบหนอดให้

TCNT0 = ก้าวหนอดดีองค์เป็นมาตัวเริ่มต้นให้กับ Timer0

N = Prescale factor (1, 8, 64, 256, 1024)

IP = Interrupt Period ตามเวลาท้องว่าให้กดเพิ่มกิด

อิมเพอร์รัชเพ็ท (ทำให้มันเป็นเวลาก)

CPUclk = ความถี่เดียวกันของนาฬิกาที่ใช้พูดกับงาน

$$IP = CPUclk * IP$$

$$IP = \frac{CPUclk}{N}$$

$$IP = \frac{CPUclk}{N(1 + CPUclk))} - 1$$

TIMSK0 – Timer/Counter Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	Bit 0
RegEx.	-	-	-	-	-	-	-	-	TIMSK0
RegWrite	R	R	R	R	R	R	R	R	R
Initial Value	0	0	0	0	0	0	0	0	0
OCIE0B	0	0	0	0	0	0	0	0	0
OCIE0A	0	0	0	0	0	0	0	0	0
TOE0	0	0	0	0	0	0	0	0	0

• Bit 1 – OCIE0A: Timer/Counter0 Output Compare Match A Interrupt Enable

When the OCIE0A bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter0 Compare Match A interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter0 occurs, i.e., when the OCFOA bit is set in the Timer/Counter0 Interrupt Flag Register – TIFR0.

• Bit 2 – OCIE0B: Timer/Counter0 Output Compare Match B Interrupt Enable

When the OCIE0B bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter0 Compare Match B interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter0 occurs, i.e., when the OCFOB bit is set in the Timer/Counter0 Interrupt Flag Register – TIFR0.

• Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter0 Interrupt Flag Register – TIFR0.

```
unsigned char TB7segment_com_cathode[] =
```

```
{
    0b00000010, //1
    0b01010101, //2
    0b01001011, //3
    0b01100101, //4
    0b01111011, //5
    0b00000011, //6
    0b01111111, //7
    0b01101011, //8
    0b01110111, //9
    0b01111100, //A
    0b01111111, //B
    0b01010101, //C
    0b01101101, //D
    0b01111001, //E
    0b01000000, //F
    //all segments off
}
```

TCCR1A - Timer/Counter Control Register A

FCCRIB-Timer/Counter Control Register B

- Bit 7:6 – COM1A1:0: Compare Output Mode for Channel A

Table 15-1. Compare Output Mode, non_PWM

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A&OC1B disconnected.
0	1	Toggle OC1A&OC1B on Compare Match.
1	0	Clear OC1A&OC1B on Compare Match (Set output to low level).
1	1	Set OC1A&OC1B on Compare Match (Set output to high level).

卷之三

Mode	WGM13	(CTC1)	(PWM11)	(PWM10)	Operation	TOP	OCRAx at	Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	1	0	0	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	1	0	1	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCRAx	Immediate	MAX

TCNTIH and TCNTII = Timer/Counter

OCR|AH and OCR|AL – Output Compare Register | A

0	0	0	clk ₀ 256 (From prescaler)
1	0	1	clk ₀ 1024 (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

datasheet page 6

卷之三

泰國時間計時器 Timer

$N =$ Prescale factor (1, 8, 64, 256, 1024)

IP = Interrupt Period ค่ามาติที่จะให้หนึ่งพิมุนิติด

MISSOURI

CPUclk = ความเร็วสัญญาณมาเพิ่มจากตัวชี้วัดพุ่มที่วาง

$$TCNT1 = 65536$$

1

ការប្រើប្រាស់នឹង Timer1 នៅលទ្ធផល

$$IP = (65536 - 0_{16\text{ bits}})^8 \cdot 10^{24} \cdot CPLik$$

ໃຊ້ Timer1 ອີ່ normal mode

$$f_p = (65536 - 65535 \dots)^{\frac{1}{p}} \in \mathbb{C}P\mathcal{T}_{\mathbb{Z}/p\mathbb{Z}}$$

ក្រសួង Timer() នៃ normal mode

$$H = 1256 - 255 \gamma_1 + \cdots$$

TIMSK1 – Timer/Counter1 Interrupt Mask Register



- Bit 2 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable

When the Counter Output Compare B Match interrupt is enabled, the Timer Counter1 Output Compare B Match interrupt is enabled. The corresponding interrupt vector (see "Interrupts" on page 58) is executed when the OCF1B Flag, located in TIFR1, is set.

- **Bit 1 – OCIE1A:** TimerCounter1, Output Compare A Match Interrupt Enable When this bit is written to one, and the HFlag in the Status Register is set (interrupts globally enabled), the Timer Counter1 Output Compare A Match interrupt is enabled. The corresponding Interrupt Vector (see “Interrupts” on page 58) is executed when the OCF1A Flag, located in TIFR1, is set.

- Bit 0 – TOIE1: Timer/Counter1, Overflow Interrupt Enabled

When this bit is written to one, and the -flag in the Status Register is set (interrupts globally enabled), the Timer Counter1 Overflow interrupt is enabled. The corresponding Interrupt Vector is executed when the TOV1 Flag, located in TIFR1, is set.

SREG – AVR Status Register

REGISTRATION - REGISTRATION

- Bit 7 - I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable controls are then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The 1-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The 1-bit can also be set and cleared by

datasheet page 7

USART Block Diagram






Table 19-1. Equations for Calculating Baud Register Setting

Operating Mode	Equation for Calculating Baud Rate	Equation for Calculating UBRRn Value
Asynchronous Normal mode (U2Xn = 0)	$\text{F}_{\text{osc}} \cdot T_{\text{U}} = \frac{\text{F}_{\text{osc}}}{16 \cdot UBRRL + 1}$	$UBRR = \frac{\text{F}_{\text{osc}}}{16 \cdot 347 \cdot T} - 1$
Asynchronous Double Speed mode (U2Xn = 1)	$5.4 \cdot T = \frac{\text{F}_{\text{osc}}}{8 \cdot UBRRL + 1}$	$UBRR = \frac{\text{F}_{\text{osc}}}{8 \cdot 347 \cdot T} - 1$



UCSRnA – USART Control and Status Register n A



- Bit 7 – RXCn: USART Receive Complete**
This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (i.e., does not contain any unread data). If the Receiver is disabled, the receive buffer will be flushed and consequently the RXCn bit will become zero. The RXCn Flag can be used to generate a Receive Complete interrupt (see description of the RXCIEn bit).

- Bit 6 – TXCn: USART Transmit Complete**

This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDRn). The TXCn Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXCn Flag can generate a Transmit Complete interrupt (see description of the TXCIEn bit).

- Bit 5 – UDREn: USART Data Register Empty**

The UDREn Flag indicates if the transmit buffer (UDRn) is ready to receive new data. If UDREn is one, the buffer is empty, and therefore ready to be written. The UDREn Flag can generate a Data Register Empty interrupt (see description of the UDREn bit). UDREn is set after a write to indicate that the Transmitter is ready.

Baud Rate	
U2Xn = 0	U2Xn = 1
UBRRn	Error
2400	0.2%
4800	0.2%
9600	0.2%
14.4k	0.8%
19.2k	0.2%

datasheet page 8

UCSRnB – USART Control and Status Register n B

Bit	7	6	5	4	3	2	1	0		UCSRnB
Reg/Write	R/W									
Initial Value	0	0	0	0	0	0	0	0		
RXCEn	1	0	0	0	0	0	0	0		
TXCEn	0	1	0	0	0	0	0	0		
UDREn	0	0	1	0	0	0	0	0		
RXENn	0	0	0	1	0	0	0	0		
UCSZn2	0	0	0	0	1	0	0	0		
RXBn	0	0	0	0	0	1	0	0		
TXBn	0	0	0	0	0	0	1	0		

- Bit 7 – RXCIEn: RX Complete Interrupt Enable n**

Writing this bit to one enables interrupt on the RXCn Flag. A USART Receive Complete interrupt will be generated only if the RXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the RXCn bit in UCSRnA is set.

- Bit 6 – TXCIEn: TX Complete Interrupt Enable n**

Writing this bit to one enables interrupt on the TXCn Flag. A USART Transmit Complete interrupt will be generated only if the TXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the TXCn bit in UCSRnA is set.

- Bit 5 – UDREn: USART Data Register Empty Interrupt Enable n**

Writing this bit to one enables interrupt on the UDREn Flag. A Data Register Empty interrupt will be generated only if the UDREn bits is written to one, the Global Interrupt Flag in SREG is written to one and the UDREn bit in UCSRnA is set.

- Bit 4 – RXENn: Receiver Enable n**

Writing this bit to one enables the USART Receiver. The Receiver will override normal port operation for the RxDn pin when enabled. Disabling the Receiver will flush the receive buffer invalidating the FEn, DORn, and UPEn Flags.

- Bit 3 – TXENn: Transmitter Enable n**

Writing this bit to one enables the USART Transmitter. The Transmitter will override normal port operation for the TxDn pin when enabled. The disabling of the Transmitter (writing TXENn to zero) will not become effective until ongoing and pending transmissions are completed, i.e., when the Transmit Shift Register and Transmit Buffer Register do not contain data to be transmitted. When disabled, the Transmitter will no longer override the TxDn port.

- Bit 2 – UCSZn2: Character Size n**

The UCSZn2 bits combined with the UCSZn1:0 bit in UCSRnC sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.

UBRRL and UBRRH – USART Baud Rate Registers

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		UBRRnH
Reg/Write	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		UBRRnL
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		UBRRn[7:0]
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		UBRRn[1:8]

UCSRnC – USART Control and Status Register n C

Bit	7	6	5	4	3	2	1	0		UCSRnC
Reg/Write	R/W									
Initial Value	0	0	0	0	0	0	0	0		
UMSELn1	0	0	0	0	0	0	0	0		
UMSELn0	0	0	0	0	0	0	0	0		
Mode										

Table 19-7. UMSELn Bits Settings

UMSELn1	UMSELn0	Mode
0	0	Asynchronous USART
0	1	Synchronous USART
1	0	(Reserved)
1	1	Master SPI (MSPIM)

Table 19-8. UPMn Bits Settings

UPMn1	UPMn0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

Table 19-9. USBS Bits Settings

USBSn	Stop Bit(s)
0	1-bit
1	2-bit

Table 19-10. UCSZn Bits Settings

UCSZn2	UCSZn1	UCSZn0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	(Reserved)
1	0	1	Reserved
1	1	0	9-bit
1	1	1	Reserved

datasheet page 9

ADC SRB – ADC Control and Status Register B

ADCCSR_B – ADC Control and Status Register B

Table 23-6. ADC Auto Trigger Source Selections

ADTS2	ADTS1	ADTS0	Trigger Source
0	0	0	Free Running mode
0	0	1	Analog Comparator
0	1	0	External Interrupt Request 0
0	1	1	Timer/Counter0 Compare Match A
1	0	0	Timer/Counter0 Overflow
1	0	1	Timer/Counter1 Compare Match B
1	1	0	Timer/Counter1 Overflow
1	1	1	Timer/Counter1 Capture Event

ADMX – ADC Multiplexer Selection Register

Table 23-3. Voltage Reference Selections for ADC

MUX2	MUX1	MUX0	ADMUX
R _{V2}	R _{V1}	R _{V0}	R _{AV}
0	0	0	0
1	1	1	1

Table 23-3. Voltage Reference Selections for ADG

REFS1	REFS0	Voltage Reference Selection
0	0	AREF, Internal V_{DD} turned off
0	1	AV _{ref} with external capacitor at AREF pin

— 10 —

Table 23-4. Input Channel Selections				
MUX3...0	Single Ended Input			
0000	ADC0	ADPS0	ADPS1	ADPS2
0001	ADC1	0	0	0
0010	ADC2	0	0	1
0011	ADC3	0	1	0
0100	ADC4	0	1	1
0101	ADC5	0	1	2

Table 23-5. ADC Prescaler Selections				
	ADPS2	ADPS1	ADPS0	Division Factor
	0	0	0	2
	0	1	0	4
	0	1	1	8

Table 23-5. ADC Prescaler Selections

ADPS2	ADPS1	ADPS0	Division Factor
0	0	0	2
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

ADC SRA – ADC Control and Status Register A

Bit	7	6	5	4	3	2	1	0	5
REGA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	ADC SRA
Reg Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Initial Value:

- Bit 7 – ADEN: ADC Enable**
Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress, will terminate this conversion.

- Bit 6 – ADSC: ADC Start Conversion**

In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC has been written after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. Writing zero to this bit has no effect.

- Bit 5 – ADATE: ADC Auto Trigger Enable**


When this bit is written to one, Auto Triggering of the ADC is enabled. The ADC will start a conversion on a positive edge of the selected trigger signal. The trigger source is selected by setting the ADC Trigger Select bits, ADTS in ADCSRB.

- Bit 4 – ADIF: ADC Interrupt Flag**

This bit is set when an ADC conversion completes and the Data Registers are updated. The ADC Conversion Complete interrupt is executed if the ADIE bit and the I-bit in SREG are set. ADIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read Modify-Write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.

- Bit 3 – ADIE: ADC Interrupt Enable**

When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete interrupt is activated.



$$ADC = \frac{V_{IN}}{V_{REF}} \cdot 1024$$